CS152
Computer Architecture and Engineering
Lecture 2
Review of MIPS ISA and Performance

Overview of Today's Lecture

- ISA, Addressing, Format (20 min)
- Administrative Matters (5 min)
- Operations, Branching, Calling conventions (25 min)
- Break (5 min)
- MIPS Details, Performance (25 min)

Instruction Set Design

Which is easier to change/design???

Instruction Set Architecture: What Must be Specified?

- Instruction Format or Encoding
  - how is it decoded?
- Location of operands and result
  - where other than memory?
  - how many explicit operands?
  - how are memory operands located?
  - which can or cannot be in memory?
- Data type and Size
- Operations
  - what are supported
- Successor instruction
  - jumps, conditions, branches
  - fetch-decode-execute is implicit!
### Basic ISA Classes

Most real machines are hybrids of these:

**Accumulator (1 register):**
- 1 address: \( \text{add } A \) \quad \text{acc} \leftarrow \text{acc} + \text{mem}[A] \\
- \( 1+x \) address: \( \text{addx } A \) \quad \text{acc} \leftarrow \text{acc} + \text{mem}[A + x] \\

**Stack:**
- 0 address: \( \text{add } \) \quad \text{tos} \leftarrow \text{tos} + \text{next} \\

**General Purpose Register (can be memory/memory):**
- 2 address: \( \text{add } A \ B \) \quad \text{EA}[A] \leftarrow \text{EA}[A] + \text{EA}[B] \\
- 3 address: \( \text{add } A \ B \ C \) \quad \text{EA}[A] \leftarrow \text{EA}[B] + \text{EA}[C] \\

**Load/Store:**
- 3 address: \( \text{add } Ra \ Rb \ Rc \) \quad Ra \leftarrow \text{Rb} + \text{Rc} \\
- \( \text{load } Ra \ Rb \) \quad Ra \leftarrow \text{mem}[Rb] \\
- \( \text{store } Ra \ Rb \) \quad \text{mem}[Rb] \leftarrow \text{Ra} \\

**Comparison:**
- Bytes per instruction? Number of Instructions? Cycles per instruction?

Lec2.5

### Comparing Number of Instructions

Code sequence for \( (C = A + B) \) for four classes of instruction sets:

<table>
<thead>
<tr>
<th>Stack</th>
<th>Accumulator (register-memory)</th>
<th>Register (load-store)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Push A</td>
<td>Load A</td>
<td>Load R1,A</td>
</tr>
<tr>
<td>Push B</td>
<td>Add B</td>
<td>Add R1,B</td>
</tr>
<tr>
<td>Add</td>
<td>Store C</td>
<td>Add R3,R1,R2</td>
</tr>
<tr>
<td>Pop C</td>
<td>Store C,R1</td>
<td>Store C,R3</td>
</tr>
</tbody>
</table>

Lec2.6

### General Purpose Registers Dominate

- 1975-2000 all machines use general purpose registers 

- Advantages of registers:
  - registers are faster than memory 
  - registers are easier for a compiler to use 
    - e.g., \( (A^B) \) – \( (C^D) \) – \( (E^F) \) can do multiplies in any order vs. stack 
  - registers can hold variables 
    - memory traffic is reduced, so program is sped up (since registers are faster than memory) 
    - code density improves (since register named with fewer bits than memory location)

Lec2.7

### MIPS I Registers

- Programmable storage
  - \( 2^32 \times 32 \)-byte memory 
  - 31 32-bit GPRs (\( R0 = 0 \) ) 
  - 32 32-bit FP regs (paired DP) 
  - Hi, Lo, PC 

Lec2.8
Memory Addressing

° Since 1980 almost every machine uses addresses to level of 8-bits (byte)
° 2 questions for design of ISA:
  ° Since could read a 32-bit word as four loads of bytes from sequential byte addresses or as one load word from a single byte address, How do byte addresses map onto words?
  ° Can a word be placed on any byte boundary?

Addressing Objects: Endianess and Alignment

• Big Endian: address of most significant byte = word address (xx00 = Big End of word)
  ° IBM 360/370, Motorola 68k, MIPS, Sparc, HP PA
• Little Endian: address of least significant byte = word address (xx00 = Little End of word)
  ° Intel 80x86, DEC Vax, DEC Alpha (Windows NT)

3          2          1           0
little endian byte 0
msb

big endian byte 0
lsb

Alignment: require that objects fall on address that is multiple of their size.

Addressing Modes

<table>
<thead>
<tr>
<th>Addressing mode</th>
<th>Example</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register</td>
<td>Add R4,R3</td>
<td>R4← R4+R3</td>
</tr>
<tr>
<td>Immediate</td>
<td>Add R4,#3</td>
<td>R4 ← R4+3</td>
</tr>
<tr>
<td>Displacement</td>
<td>Add R4,100(R1)</td>
<td>R4 ← R4+Mem[100+R1]</td>
</tr>
<tr>
<td>Register indirect</td>
<td>Add R4,(R1)</td>
<td>R4 ← R4+Mem[R1]</td>
</tr>
<tr>
<td>Indexed / Base</td>
<td>Add R3,(R1+R2)</td>
<td>R3 ← Mem[R1+R2]</td>
</tr>
<tr>
<td>Direct or absolute</td>
<td>Add R1,(1001)</td>
<td>R1 ← R1+Mem[1001]</td>
</tr>
<tr>
<td>Memory indirect</td>
<td>Add R1,(R3)</td>
<td>R1 ← R1+Mem[Mem[R3]]</td>
</tr>
<tr>
<td>Post-increment</td>
<td>Add R1,(R2)+</td>
<td>R1 ← R1+Mem[R2]; R2 ← R2+d</td>
</tr>
<tr>
<td>Pre-decrement</td>
<td>Add R1,–(R2)</td>
<td>R2 ← R2–d; R1 ← R1+Mem[R2]</td>
</tr>
<tr>
<td>Scaled</td>
<td>Add R1,100(R2)(R3)</td>
<td>R1 ← R1+Mem[100+R2+R3]</td>
</tr>
</tbody>
</table>

Why Post-increment/Pre-decrement? Scaled?

Addressing Mode Usage? (ignore register mode)

3 programs measured on machine with all address modes (VAX)

--- Displacement: 42% avg, 32% to 55% ▲7% ▲
--- Immediate: 33% avg, 17% to 43% ▼85% ▼
--- Register deferred (indirect): 13% avg, 3% to 24% ▼
--- Scaled: 7% avg, 0% to 16%
--- Memory indirect: 3% avg, 1% to 6%
--- Misc: 2% avg, 0% to 3%

75% displacement & immediate
85% displacement, immediate & register indirect
**Displacement Address Size?**

- Avg. of 5 SPECint92 programs v. avg. 5 SPECfp92 programs
- 1% of addresses > 16-bits
- 12 - 16 bits of displacement needed

---

**Immediate Size?**

- 50% to 60% fit within 8 bits
- 75% to 80% fit within 16 bits

---

**Addressing Summary**

- Data Addressing modes that are important:
  - Displacement, Immediate, Register Indirect
- Displacement size should be 12 to 16 bits
- Immediate size should be 8 to 16 bits

---

**Generic Examples of Instruction Format Widths**

- Variable:
- Fixed:
- Hybrid:
Instruction Formats

• If code size is most important, use variable length instructions
• If performance is most important, use fixed length instructions
• Recent embedded machines (ARM, MIPS) added optional mode to execute subset of 16-bit wide instructions (Thumb, MIPS16); per procedure decide performance or density
• Some architectures actually exploring on-the-fly decompression for more density.

Instruction Format

• If have many memory operands per instruction and/or many addressing modes: => Need one address specifier per operand
• If have load-store machine with 1 address per instr. and one or two addressing modes: => Can encode addressing mode in the opcode

MIPS Addressing Modes/Instruction Formats

• All instructions 32 bits wide

- Register (direct)
  - op
  - rs
  - rt
  - rd

- Immediate
  - op
  - rs
  - rt
  - imméd

- Base+index
  - op
  - rs
  - rt
  - imméd

- PC-relative
  - op
  - rs
  - rt
  - imméd

- Memory

- Register Indirect?

Administrative Matters

- CS152 news group: ucb.class.cs152 (email cs152@cory with specific questions)
- Slides and handouts available via web: http://bwr.eecs.berkeley.edu/classes/cs152
- Sign up to the cs152-announce mailing list:
  - Go to the “Information” page, look under “Course Operation”
- Sections are on Tuesdays and Thursday:
  - 10:00 – 12:00 3109 Etchevery
  - 4:00 – 6:00 343 Le Conte
- Get Cory key card/card access to Cory 119
  - Your NT account names are derived from your UNIX “named” accounts: `cs152-yourUNIXname`
- Survey will be on-line tomorrow
Typical Operations (little change since 1960)

<table>
<thead>
<tr>
<th>Data Movement</th>
<th>Load (from memory)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Store (to memory)</td>
</tr>
<tr>
<td></td>
<td>memory-to-memory move</td>
</tr>
<tr>
<td></td>
<td>register-to-register move</td>
</tr>
<tr>
<td></td>
<td>input (from I/O device)</td>
</tr>
<tr>
<td></td>
<td>output (to I/O device)</td>
</tr>
<tr>
<td></td>
<td>push, pop (to/from stack)</td>
</tr>
<tr>
<td>Arithmetic</td>
<td>integer (binary + decimal) or FP</td>
</tr>
<tr>
<td></td>
<td>Add, Subtract, Multiply, Divide</td>
</tr>
<tr>
<td>Shift</td>
<td>shift left/right, rotate left/right</td>
</tr>
<tr>
<td>Logical</td>
<td>not, and, or, set, clear</td>
</tr>
<tr>
<td>Control (Jump/Branch)</td>
<td>unconditional, conditional</td>
</tr>
<tr>
<td>Subroutine Linkage</td>
<td>call, return</td>
</tr>
<tr>
<td>Interrupt</td>
<td>trap, return</td>
</tr>
<tr>
<td>Synchronization</td>
<td>test &amp; set (atomic r-m-w)</td>
</tr>
<tr>
<td>String</td>
<td>search, translate</td>
</tr>
<tr>
<td>Graphics (MMX)</td>
<td>parallel subword ops (4 16bit add)</td>
</tr>
</tbody>
</table>

Top 10 80x86 Instructions

<table>
<thead>
<tr>
<th>Rank</th>
<th>Instruction</th>
<th>Integer Average Percent total executed</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>load</td>
<td>22%</td>
</tr>
<tr>
<td>2</td>
<td>conditional branch</td>
<td>20%</td>
</tr>
<tr>
<td>3</td>
<td>compare</td>
<td>16%</td>
</tr>
<tr>
<td>4</td>
<td>store</td>
<td>12%</td>
</tr>
<tr>
<td>5</td>
<td>add</td>
<td>8%</td>
</tr>
<tr>
<td>6</td>
<td>and</td>
<td>6%</td>
</tr>
<tr>
<td>7</td>
<td>sub</td>
<td>5%</td>
</tr>
<tr>
<td>8</td>
<td>move register-register</td>
<td>4%</td>
</tr>
<tr>
<td>9</td>
<td>call</td>
<td>1%</td>
</tr>
<tr>
<td>10</td>
<td>return</td>
<td>1%</td>
</tr>
</tbody>
</table>

Total 96%

Simple instructions dominate instruction frequency

Operation Summary

Support these simple instructions, since they will dominate the number of instructions executed:

load, store, add, subtract, move register-register, and, shift, compare equal, compare not equal, branch, jump, call, return;

Compilers and Instruction Set Architectures

- Ease of compilation
  - orthogonality: no special registers, few special cases, all operand modes available with any data type or instruction type
  - completeness: support for a wide range of operations and target applications
  - regularity: no overloading for the meanings of instruction fields
  - streamlined: resource needs easily determined

- Register Assignment is critical too
  - Easier if lots of registers
**Summary of Compiler Considerations**

- Provide at least 16 general purpose registers plus separate floating-point registers,
- Be sure all addressing modes apply to all data transfer instructions,
- Aim for a minimalist instruction set.

**MIPS I Operation Overview**

- **Arithmetic Logical:**
  - Add, AddU, Sub, SubU, And, Or, Xor, Nor, SLT, SLTU
  - AddI, AddIu, SLTI, SLTIU, AndI, OrI, Xori, LUI
  - SLL, SRL, SRA, SLLV, SRLV, SRAV
- **Memory Access:**
  - LB, LBU, LH, LHU, LW, LWL, LWR
  - SB, SH, SW, SWL, SWR

**Multiply / Divide**

- Start multiply, divide
  - MUL rs, rt
  - MULTU rs, rt
  - DIV rs, rt
  - DIVU rs, rt
- Move result from multiply, divide
  - MFHI rd
  - MFLO rd
- Move to HI or LO
  - MTHI rd
  - MTLO rd
- Why not Third field for destination? (Hint: how many clock cycles for multiply or divide vs. add?)

**Data Types**

- **Bit:** 0, 1
- **Bit String:** sequence of bits of a particular length
  - 4 bits is a nibble
  - 8 bits is a byte
  - 16 bits is a half-word
  - 32 bits is a word
  - 64 bits is a double-word
- **Character:**
  - ASCII: 7 bit code
  - UNICODE: 16 bit code
- **Decimal:**
  - digits 0-9 encoded as 0000b thru 1001b
  - two decimal digits packed per 8 bit byte
- **Integers:**
  - 2's Complement
- **Floating Point:**
  - Single Precision
  - Double Precision
  - Extended Precision
  - How many +/- #’s?
  - Where is decimal pt?
  - How are +/- exponents represented?
### Lec2.29

**Operand Size Usage**

<table>
<thead>
<tr>
<th>Size</th>
<th>Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte</td>
<td>0%</td>
</tr>
<tr>
<td>Halfword</td>
<td>19%</td>
</tr>
<tr>
<td>Word</td>
<td>31%</td>
</tr>
<tr>
<td>Doubleword</td>
<td>69%</td>
</tr>
</tbody>
</table>

**Frequency of reference by size**

- Int Avg.
- FP Avg.

*Support for these data sizes and types: 8-bit, 16-bit, 32-bit integers and 32-bit and 64-bit IEEE 754 floating point numbers*

---

### Lec2.30

**MIPS arithmetic instructions**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Example</th>
<th>Meaning</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>add $1,$2,$3</td>
<td>$1 = $2 + $3</td>
<td>3 operands; exception possible</td>
</tr>
<tr>
<td>subtract</td>
<td>sub $1,$2,$3</td>
<td>$1 = $2 – $3</td>
<td>3 operands; exception possible</td>
</tr>
<tr>
<td>add immediate</td>
<td>addi $1,$2,100</td>
<td>$1 = $2 + 100</td>
<td>+ constant; exception possible</td>
</tr>
<tr>
<td>add unsigned</td>
<td>addu $1,$2,$3</td>
<td>$1 = $2 + $3</td>
<td>3 operands; no exceptions</td>
</tr>
<tr>
<td>subtract unsigned</td>
<td>subu $1,$2,$3</td>
<td>$1 = $2 – $3</td>
<td>3 operands; no exceptions</td>
</tr>
<tr>
<td>multiply unsign.</td>
<td>mult $2,$3</td>
<td>Hi, Lo = $2 x $3</td>
<td>64-bit signed product</td>
</tr>
<tr>
<td>multiply unsigned</td>
<td>multu $2,$3</td>
<td>Hi, Lo = $2 x $3</td>
<td>64-bit unsigned product</td>
</tr>
<tr>
<td>divide</td>
<td>div $2,$3</td>
<td>Lo = $2 ÷ $3, Hi = remainder</td>
<td>Hi = $2 mod $3</td>
</tr>
<tr>
<td>divide unsign.</td>
<td>divu $2,$3</td>
<td>Lo = $2 ÷ $3, Unsigned quotient &amp; remainder</td>
<td>Hi = $2 mod $3</td>
</tr>
<tr>
<td>Move from Hi</td>
<td>mfhi $1</td>
<td>$1 = Hi</td>
<td>Used to get copy of Hi</td>
</tr>
<tr>
<td>Move from Lo</td>
<td>mflo $1</td>
<td>$1 = Lo</td>
<td>Used to get copy of Lo</td>
</tr>
</tbody>
</table>

*Which add for address arithmetic? Which add for integers?*

---

### Lec2.31

**MIPS logical instructions**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Example</th>
<th>Meaning</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>and</td>
<td>and $1,$2,$3</td>
<td>$1 = $2 &amp; $3</td>
<td>3 reg. operands; Logical AND</td>
</tr>
<tr>
<td>or</td>
<td>or $1,$2,$3</td>
<td>$1 = $2</td>
<td>$3</td>
</tr>
<tr>
<td>xor</td>
<td>xor $1,$2,$3</td>
<td>$1 = $2 ⊕ $3</td>
<td>3 reg. operands; Logical XOR</td>
</tr>
<tr>
<td>nor</td>
<td>nor $1,$2,$3</td>
<td>$1 = ~($2 &amp; $3)</td>
<td>3 reg. operands; Logical NOR</td>
</tr>
<tr>
<td>and immediate</td>
<td>andi $1,$2,10</td>
<td>$1 = $2 &amp; 10</td>
<td>Logical AND reg, constant</td>
</tr>
<tr>
<td>or immediate</td>
<td>ori $1,$2,10</td>
<td>$1 = $2</td>
<td>$10</td>
</tr>
<tr>
<td>xor immediate</td>
<td>xor $1,$2,10</td>
<td>$1 = ~($2 &amp; $10)</td>
<td>Logical XOR reg, constant</td>
</tr>
<tr>
<td>shift left logical</td>
<td>sll $1,$2,10</td>
<td>$1 = $2 &lt;&lt; 10</td>
<td>Shift left by constant</td>
</tr>
<tr>
<td>shift right logical</td>
<td>srl $1,$2,10</td>
<td>$1 = $2 &gt;&gt; 10</td>
<td>Shift right by constant</td>
</tr>
<tr>
<td>shift right arithm.</td>
<td>sra $1,$2,10</td>
<td>$1 = $2 &gt;&gt; 10</td>
<td>Shift right (sign extend)</td>
</tr>
<tr>
<td>shift left logical</td>
<td>slv $1,$2,$3</td>
<td>$1 = $2 &lt;&lt; $3</td>
<td>Shift left by variable</td>
</tr>
<tr>
<td>shift right logical</td>
<td>sr $1,$2,$3</td>
<td>$1 = $2 &gt;&gt; $3</td>
<td>Shift right by variable</td>
</tr>
<tr>
<td>shift right arithm.</td>
<td>srl $1,$2,$3</td>
<td>$1 = $2 &gt;&gt; $3</td>
<td>Shift right arith. by variable</td>
</tr>
</tbody>
</table>

---

### Lec2.32

**MIPS data transfer instructions**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW 500(R4), R3</td>
<td>Store word</td>
</tr>
<tr>
<td>SH 502(R2), R3</td>
<td>Store half</td>
</tr>
<tr>
<td>SB 41(R3), R2</td>
<td>Store byte</td>
</tr>
<tr>
<td>LW R1, 30(R2)</td>
<td>Load word</td>
</tr>
<tr>
<td>LH R1, 40(R3)</td>
<td>Load halfword</td>
</tr>
<tr>
<td>LHU R1, 40(R3)</td>
<td>Load halfword unsigned</td>
</tr>
<tr>
<td>LB R1, 40(R3)</td>
<td>Load byte</td>
</tr>
<tr>
<td>LBU R1, 40(R3)</td>
<td>Load byte unsigned</td>
</tr>
<tr>
<td>LUI R1, 40</td>
<td>Load Upper Immediate (16 bits shifted left by 16)</td>
</tr>
</tbody>
</table>

*Why need LUI?*
When does MIPS sign extend?

- When value is sign extended, copy upper bit to full value:

  Examples of sign extending 8 bits to 16 bits:
  
  00001010 ➞ 00000000 00001010
  10001100 ➞ 11111111 10001100

- When is an immediate value sign extended?
  - Arithmetic instructions (add, sub, etc.) sign extend immediates even for the unsigned versions of the instructions!
  - Logical instructions do not sign extend

- Load/Store half or byte do sign extend, but unsigned versions do not.

Lec2.33

Methods of Testing Condition

- Condition Codes
  Processor status bits are set as a side-effect of arithmetic instructions (possibly on Moves) or explicitly by compare or test instructions.
  
  ex: add r1, r2, r3
  bz label

- Condition Register
  Ex: cmp r1, r2, r3
  bgt r1, label

- Compare and Branch
  Ex: bgt r1, r2, label

Lec2.34

Conditional Branch Distance

- PC-relative since most branches are relatively close to the current PC
- At least 8 bits suggested (± 128 instructions)
- Compare Equal/Not Equal most important for integer programs (86%)

Frequency of comparison types in branches

Lec2.35

Conditional Branch Addressing
MIPS Compare and Branch

- **Compare and Branch**
  - BEQ rs, rt, offset if $R[rs] == R[rt]$ then PC-relative branch
  - BNE rs, rt, offset $\neq$

- **Compare to zero and Branch**
  - BLEZ rs, offset if $R[rs] \leq 0$ then PC-relative branch
  - BGTZ rs, offset $>$
  - BLT
  - BGEZ
  - BLTZAL rs, offset if $R[rs] < 0$ then branch and link (into R 31)
  - BGEZAL $\geq$

- Remaining set of compare and branch ops take two instructions
- Almost all comparisons are against zero!

---

MIPS jump, branch, compare instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Example</th>
<th>Meaning</th>
</tr>
</thead>
</table>
| branch on equal | beq $1, $2, 100 | if ($1 == $2) go to PC+4+100 
Equal test; PC relative |
| branch on not eq. | bne $1, $2, 100 | if ($1 != $2) go to PC+4+100 
Not equal test; PC relative |
| set on less than | slt $1, $2, $3 | if ($2 < $3) $1=1; else $1=0 
Compare less than; 2's comp. |
| set less than imm. | slti $1, $2, $3 | if ($2 < $3) $1=1; else $1=0 
Compare less than; natural numbers |
| set l. t. imm. uns. | sltu $1, $2, $3 | if ($2 < $3) $1=1; else $1=0 
Compare less than; natural numbers |
| jump | j 10000 | go to 10000 
Jump to target address |
| jump register | jr $31 | go to $31 
For switch, procedure return |
| jump and link | jal 10000 $31 | $31 = PC + 4; go to 10000 
For procedure call |

Signed vs. Unsigned Comparison

- $R1 = 0...00 \ 0000 \ 0000 \ 0000 \ 0001 \ two$
- $R2 = 0...00 \ 0000 \ 0000 \ 0000 \ 0010 \ two$
- $R3 = 1...11 \ 1111 \ 1111 \ 1111 \ 1111 \ two$

- After executing these instructions:
  - slt $r4, r2, r1$ ; if ($r2 < r1$) $r4=1$; else $r4=0$
  - slt $r5, r3, r1$ ; if ($r3 < r1$) $r5=1$; else $r5=0$
  - sltu $r6, r2, r1$ ; if ($r2 < r1$) $r6=1$; else $r6=0$
  - sltu $r7, r3, r1$ ; if ($r3 < r1$) $r7=1$; else $r7=0$

- What are values of registers $r4 - r7$? Why?
  - $r4 = \_ ; r5 = \_ ; r6 = \_ ; r7 = \_$

Calls: Why Are Stacks So Great?

Stacking of Subroutine Calls & Returns and Environments:

A: CALL B
B: CALL C
C: RET

Some machines provide a memory stack as part of the architecture
(e.g., VAX)

Sometimes stacks are implemented via software convention
(e.g., MIPS)
Memory Stacks
Useful for stacked environments/subroutine call & return even if operand stack not part of architecture

Stacks that Grow Up vs. Stacks that Grow Down:

<table>
<thead>
<tr>
<th>Next Empty?</th>
<th>Memory Addresses</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 Little</td>
<td>1 Little</td>
</tr>
<tr>
<td>inf. Big</td>
<td>0 Little</td>
</tr>
<tr>
<td>grows up</td>
<td>grows down</td>
</tr>
<tr>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>c</td>
<td>d</td>
</tr>
</tbody>
</table>

How is empty stack represented?

Little --> Big/Last Full

POP: Read from Mem(Sp)
Decrement Sp

PUSH: Increment Sp
Write to Mem(Sp)

Call-Return Linkage: Stack Frames

ARGS

Callee Save Registers
(old FP, RA)

Local Variables

Grows and shrinks during expression evaluation

• Many variations on stacks possible (up/down, last pushed / next )
• Compilers normally keep scalar variables in registers, not memory!

MIPS: Software conventions for Registers

0 zero constant 0
1 at reserved for assembler
2 v0 expression evaluation &
3 v1 function results
4 a0 arguments
5 a1
6 a2
7 a3
8 t0 temporary: caller saves
... (callee can clobber)
15 jr

16 s0 callee saves
... (callee must save)
17 t7
18 temporary (cont’d)
19 t8
20 k0 reserved for OS kernel
21 t9
22 sp Stack pointer
23 gp Pointer to global area
24 t10
25 t11 frame pointer
26 t12 return address (HW)
27 t13
28 t14
29 t15
30 t16
31 t17

MIPS / GCC Calling Conventions

fact:

addiu $sp, $sp, -32
sw $ra, 20($sp)
sw $fp, 16($sp)
addiu $fp, $sp, 32
... sw $a0, 0($fp)
...
lw $31, 20($sp)
lw $fp, 16($sp)
addiu $sp, $sp, 32
jr $31

First four arguments passed in registers.
Details of the MIPS instruction set

- Register zero always has the value zero (even if you try to write it)
- Branch/jump and link put the return addr, PC+4 or 8 into the link register (R31) (depends on logical vs physical architecture)
- All instructions change all 32 bits of the destination register (including lui, lb, lh) and all read all 32 bits of sources (add, sub, and, or, ...
- Immediate arithmetic and logical instructions are extended as follows:
  - logical immediates ops are zero extended to 32 bits
  - arithmetic immediates ops are sign extended to 32 bits (including addiu)
- The data loaded by the instructions lb and lh are extended as follows:
  - lbu, lh are zero extended
  - lb, lh are sign extended
- Overflow can occur in these arithmetic and logical instructions:
  - add, sub, addi
  - it cannot occur in addu, subu, addiu, and, or, xor, nor, shifts, mult, multu, div, divu

Delayed Branches

In the “Raw” MIPS, the instruction after the branch is executed even when the branch is taken?
- This is hidden by the assembler for the MIPS “virtual machine”
- allows the compiler to better utilize the instruction pipeline (???)

li r3, #7
sub r4, r4, 1
bz r4, LL
addi r5, r3, l
subi r6, r6, 2
LL: slt r1, r3, r5

Filling Delayed Branches

Compiler can fill a single delay slot with a useful instruction 50% of the time.
- try to move down from above jump
- move up from target, if safe

Is this violating the ISA abstraction?
### Miscellaneous MIPS I instructions

- **break** A breakpoint trap occurs, transfers control to exception handler
- **syscall** A system trap occurs, transfers control to exception handler
- **coprocessor instrs.** Support for floating point
- **TLB instructions** Support for virtual memory: discussed later
- **restore from exception** Restores previous interrupt mask & kernel/user mode bits into status register
- **load word left/right** Supports misaligned word loads
- **store word left/right** Supports misaligned word stores

---

### Summary: Salient features of MIPS I

- **32-bit fixed format inst** (3 formats)
- **32 32-bit GPR** (R0 contains zero) and 32 FP registers (and HI LO)
  - partitioned by software convention
- **3-address, reg-reg arithmetic instr.**
- **Single address mode for load/store:** base+displacement
  - no indirection, scaled
- **16-bit immediate plus LUI**
- **Simple branch conditions**
  - compare against zero or two registers for $=,\ne$
  - no integer condition codes
- **Delayed branch**
  - execute instruction after a branch (or jump) even if the branch is taken
  (Compiler can fill a delayed branch with useful work about 50% of the time)

---

### Summary: Instruction set design (MIPS)

- Use general purpose registers with a load-store architecture: **YES**
- Provide at least 16 general purpose registers plus separate floating-point registers: **31 GPR & 32 FPR**
- Support basic addressing modes: displacement (with an address offset size of 12 to 16 bits), immediate (size 8 to 16 bits), and register deferred: **YES**: 16 bits for immediate, displacement (disp=0 => register deferred)
- All addressing modes apply to all data transfer instructions: **YES**
- Use fixed instruction encoding if interested in performance and use variable instruction encoding if interested in code size: **Fixed**
- Support these data sizes and types: 8-bit, 16-bit, 32-bit integers and 32-bit and 64-bit IEEE 754 floating point numbers: **YES**
- Support these simple instructions, since they will dominate the number of instructions executed: load, store, add, subtract, mov register-register, and, shift, compare equal, compare not equal, branch (with a PC-relative address at least 8-bits long), jump, call, and return: **YES, 16b**
- Aim for a minimalist instruction set: **YES**