Lecture 5: ILP Continued: Intro to VLIW and Superscalar

Prepared by: Professor David A. Patterson
Computer Science 252, Fall 1998
Edited, expanded, and presented by:
Prof. Kurt Keutzer
Computer Science 252, Spring 2000
Review: Three Parts of the Scoreboard

1. **Instruction status**—which of 4 steps the instruction is in

2. **Functional unit status**—Indicates the state of the functional unit (FU). 9 fields for each functional unit
   - **Busy**—Indicates whether the unit is busy or not
   - **Op**—Operation to perform in the unit (e.g., + or –)
   - **Fi**—Destination register
   - **Fj, Fk**—Source-register numbers
   - **Qj, Qk**—Functional units producing source registers Fj, Fk
   - **Rj, Rk**—Flags indicating when Fj, Fk are ready

3. **Register result status**—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register
Review: Scoreboard Summary

- Speedup 1.7 from compiler; 2.5 by hand
  BUT slow memory (no cache)
- Limitations of 6600 scoreboard
  - No forwarding (First write register then read it)
  - Limited to instructions in basic block (small window)
  - Number of functional units (structural hazards)
  - Wait for WAR hazards
  - Prevent WAW hazards
Beyond CPI = 1

• Initial goal to achieve CPI = 1
• Can we improve beyond this?
• Two approaches
  • **Superscalar:**
    – varying no. instructions/cycle (1 to 8),
    – scheduled by compiler or by HW (Tomasulo)
    – e.g. IBM PowerPC, Sun UltraSparc, DEC Alpha, HP 8000
    – The successful approach (to date) for general purpose computing
  • Anticipated success lead to use of **Instructions Per Clock** cycle (**IPC**) vs. CPI
Beyond CPI = 1

- Alternative approach
- *(Very) Long Instruction Words (V)L IW:*
  - fixed number of instructions (4-16)
  - scheduled by the compiler; put ops into wide templates
  - Currently found more success in DSP, Multimedia applications
  - Joint HP/Intel agreement in 1999/2000
  - Intel Architecture-64 (Merced/A-64) 64-bit address
  - Style: “Explicitly Parallel Instruction Computer (EPIC)”

- But first a little context ....
Architectures for Embedded Systems vs. GPC

• Traditionally embedded processors have (economically) dominated general purpose processors
  – quite significantly in numbers shipped (8 bit vs. 32 bit)
  – also in revenue
• Still, for some time high-end microprocessors were the technological drivers of the semiconductor industry
  – First due to high-end workstations
  – Then due to personal computers
• Increasingly embedded systems and not computer products are driving both the economics and the technology of the semiconductor industry
• This increasingly motivates a study of processors, and their architectures, for embedded systems
Embedded Systems: Products - 1

**Computer Related**
- personal digital assistant
- printer
- disc drive
- multimedia subsystem
- graphics subsystem
- graphics terminal

**Consumer Electronics**
- HDTV
- CD player
- **video games**
- video tape recorder
- programmable TV
- camera
- music system

**Communications**
- cellular phone
- video phone
- fax
- modems
- PBX
Embedded Systems: Products - 2

Control Systems
Automotive
  • engine, ignition, brake system
Manufacturing process control
  • robotics
Remote control
  • satellite control
  • spacecraft control
Other mechanical control
  • elevator control

Office Equipment
smart copier
printer
smart typewriter
calculator
point-of-sale equipment
  • credit-card validator
  • UPC code reader
  • cash register

Medical Applications
instruments: EKG, EEG
scanning
imaging
Embedded System implementation

System FUNCTIONALITY

OFF-THE-SHELF μP

ASIC

EMBEDDED CORE μP

APPLICATION SPECIFIC μP (ASIP)
Integration boosts performance/cuts cost

Digital Camera hardware diagram
Memory Dominance in StrongArm

Compaq/Digital StrongARM
Embedded Systems vs. General Purpose Computing - 1

Embedded System

- Runs a few applications often known at design time
- Not end-user programmable
- Operates in fixed run-time constraints, additional performance may not be useful/valuable

General purpose computing

- Intended to run a fully general set of applications
- End-user programmable
- Faster is always better
## Embedded Systems vs. General Purpose Computing - 2

<table>
<thead>
<tr>
<th>Embedded System</th>
<th>General purpose computing</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Differentiating features:</strong></td>
<td><strong>Differentiating features</strong></td>
</tr>
<tr>
<td>- power</td>
<td>- speed (need not be fully predictable)</td>
</tr>
<tr>
<td>- cost</td>
<td>- speed</td>
</tr>
<tr>
<td>- speed (must be predictable)</td>
<td>- did we mention speed?</td>
</tr>
<tr>
<td></td>
<td>- cost (largest component power)</td>
</tr>
</tbody>
</table>
Trickle Down Theory of Embedded Architectures

- Mainframe/supercomputers
- High-end servers/workstations
- High-end personal computers
- Personal computers
- Lap tops/palm tops
- Gadgets
- Watches

Features tend to trickle down:
- #bits: 4→8→16→32→64
- ISA’s
- Floating point support
- Dynamic scheduling
- Caches
- LIW/VLIW
- Superscalar
Getting CPI < 1: Issuing Multiple Instructions/Cycle

- Two variations
- **Superscalar**: varying no. instructions/cycle (1 to 8), scheduled by compiler or by HW (Tomasulo)
  - IBM PowerPC, Sun UltraSparc, DEC Alpha, HP 8000
- **(Very) Long Instruction Words (V)L IW**: fixed number of instructions (4-16) scheduled by the compiler; put ops into wide templates
  - Joint HP/Intel agreement in 1999/2000
  - Intel Architecture-64 (IA-64) 64-bit address
  - Style: “Explicitly Parallel Instruction Computer (EPIC)”
- Anticipated success lead to use of **Instructions Per Clock** cycle (IPC) vs. CPI
Another Dynamic Algorithm: Tomasulo Algorithm

- For IBM 360/91 about 3 years after CDC 6600 (1966)
- Goal: High Performance without special compilers
- Differences between IBM 360 & CDC 6600 ISA
  - IBM has only 2 register specifiers/instr vs. 3 in CDC 6600
  - IBM has 4 FP registers vs. 8 in CDC 6600
- Why Study? lead to Alpha 21264, HP 8000, MIPS 10000, Pentium II, PowerPC 604, …
Tomasulo Algorithm vs. Scoreboard

- Control & buffers **distributed** with Function Units (FU) vs. centralized in scoreboard;
  - FU buffers called "reservation stations"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations (RS); called **register renaming**;
  - avoids WAR, WAW hazards
  - More reservation stations than registers, so can do optimizations compilers can’t
- Results to FU from RS, **not through registers**, over **Common Data Bus** that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well
- Integer instructions can go past branches, allowing FP ops beyond basic block in FP queue
Tomasulo Organization
Reservation Station Components

**Op**—Operation to perform in the unit (e.g., + or –)

**Vj, Vk**—Value of Source operands
- Store buffers has V field, result to be stored

**Qj, Qk**—Reservation stations producing source registers (value to be written)
- Note: No ready flags as in Scoreboard; Qj,Qk=0 => ready
- Store buffers only have Qi for RS producing result

**Busy**—Indicates reservation station or FU is busy

**Register result status**—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.
Three Stages of Tomasulo Algorithm

1. Issue—get instruction from FP Op Queue
   If reservation station free (no structural hazard),
   control issues instr & sends operands (renames registers).

2. Execution—operate on operands (EX)
   When both operands ready then execute;
   if not ready, watch Common Data Bus for result

3. Write result—finish execution (WB)
   Write on Common Data Bus to all awaiting units;
   mark reservation station available
   • Normal data bus: data + destination (“go to” bus)
   • Common data bus: data + source (“come from” bus)
     – 64 bits of data + 4 bits of Functional Unit source address
     – Write if matches expected Functional Unit (produces result)
     – Does the broadcast
# Tomasulo Example Cycle 0

## Instruction status

<table>
<thead>
<tr>
<th>Instruction</th>
<th>j</th>
<th>k</th>
<th>Issue</th>
<th>complete</th>
<th>Result</th>
<th>Busy</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD</td>
<td>F6</td>
<td>34+</td>
<td>R2</td>
<td></td>
<td></td>
<td></td>
<td>Load1</td>
</tr>
<tr>
<td>LD</td>
<td>F2</td>
<td>45+</td>
<td>R3</td>
<td></td>
<td></td>
<td></td>
<td>Load2</td>
</tr>
<tr>
<td>MULT F0</td>
<td>F2</td>
<td>F4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Load3</td>
</tr>
<tr>
<td>SUBD F8</td>
<td>F6</td>
<td>F2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DIVD F10</td>
<td>F0</td>
<td>F6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDDF6</td>
<td>F8</td>
<td>F2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

## Reservation Stations

<table>
<thead>
<tr>
<th>Time</th>
<th>Name</th>
<th>Busy</th>
<th>Op</th>
<th>Vj</th>
<th>Vk</th>
<th>Qj</th>
<th>Qk</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Add1</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Add2</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Add3</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Mult1</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Mult2</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

## Register result status

<table>
<thead>
<tr>
<th>Clock</th>
<th>F0</th>
<th>F2</th>
<th>F4</th>
<th>F6</th>
<th>F8</th>
<th>F10</th>
<th>F12</th>
<th>...</th>
<th>F30</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>FU</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Review: Tomasulo

- Prevents Register as bottleneck
- Avoids WAR, WAW hazards of Scoreboard
- Allows loop unrolling in HW
- Not limited to basic blocks (provided branch prediction)

- Lasting Contributions
  - Dynamic scheduling
  - Register renaming
  - Load/store disambiguation

- 360/91 descendants are PowerPC 604, 620; MIPS R10000; HP-PA 8000; Intel Pentium Pro
HW support for More ILP

- Avoid branch prediction by turning branches into conditionally executed instructions:
  ```plaintext
  if (x) then A = B op C else NOP
  ```
  - If false, then neither store result nor cause exception
  - Expanded ISA of Alpha, MIPS, PowerPC, SPARC have conditional move; PA-RISC can annul any following instr.
  - IA-64: 64 1-bit condition fields selected so conditional execution of any instruction

- Drawbacks to conditional instructions
  - Still takes a clock even if “annulled”
  - Stall if condition evaluated late
  - Complex conditions reduce effectiveness; condition becomes known late in pipeline
Dynamic Branch Prediction Summary

• Branch History Table: 2 bits for loop accuracy
• Correlation: Recently executed branches correlated with next branch
• Branch Target Buffer: include branch address & prediction
• Predicated Execution can reduce number of branches, number of mispredicted branches
HW support for More ILP

- **Speculation**: allow an instruction without any consequences (including exceptions) if branch is not actually taken (“HW undo”); called “boosting”
- Combine branch prediction with dynamic scheduling to execute before branches resolved
- Separate *speculative* bypassing of results from real bypassing of results
  - When instruction no longer speculative, write boosted results (**instruction commit**) or discard boosted results
  - execute out-of-order but **commit in-order** to prevent irrevocable action (update state or exception) until instruction commits
HW support for More ILP

• Need HW buffer for results of uncommitted instructions: reorder buffer
  – 3 fields: instr, destination, value
  – Reorder buffer can be operand source => more registers like RS
  – Use reorder buffer number instead of reservation station when execution completes
  – Supplies operands between execution complete & commit
  – Once operand commits, result is put into register
  – Instructions commit
  – As a result, its easy to undo speculated instructions on mispredicted branches or on exceptions
Four Steps of Speculative Tomasulo Algorithm

1. Issue—get instruction from FP Op Queue
   If reservation station and reorder buffer slot free, issue instr & send operands & reorder buffer no. for destination (this stage sometimes called “dispatch”)

2. Execution—operate on operands (EX)
   When both operands ready then execute; if not ready, watch CDB for result; when both in reservation station, execute; checks RAW (sometimes called “issue”) 

3. Write result—finish execution (WB)
   Write on Common Data Bus to all awaiting FUs & reorder buffer; mark reservation station available.

4. Commit—update register with reorder result
   When instr. at head of reorder buffer & result present, update register with result (or store to memory) and remove instr from reorder buffer. Mispredicted branch flushes reorder buffer (sometimes called “graduation”)
Renaming Registers

- Common variation of speculative design
- Reorder buffer keeps instruction information but not the result
- Extend register file with extra renaming registers to hold speculative results
- Rename register allocated at issue; result into rename register on execution complete; rename register into real register on commit
- Operands read either from register file (real or speculative) or via Common Data Bus
- Advantage: operands are always from single source (extended register file)
Dynamic Scheduling in PowerPC 604 and Pentium Pro

- Both In-order Issue, Out-of-order execution, In-order Commit

Pentium Pro more like a scoreboard since central control vs. distributed
Dynamic Scheduling in PowerPC 604 and Pentium Pro

<table>
<thead>
<tr>
<th>Parameter</th>
<th>PPC</th>
<th>PPro</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max. instructions issued/clock</td>
<td>4</td>
<td>3</td>
</tr>
<tr>
<td>Max. instr. complete exec./clock</td>
<td>6</td>
<td>5</td>
</tr>
<tr>
<td>Max. instr. committed/clock</td>
<td>6</td>
<td>3</td>
</tr>
<tr>
<td>Window (Instrs in reorder buffer)</td>
<td>16</td>
<td>40</td>
</tr>
<tr>
<td>Number of reservations stations</td>
<td>12</td>
<td>20</td>
</tr>
<tr>
<td>Number of rename registers</td>
<td></td>
<td></td>
</tr>
<tr>
<td>No. integer functional units (FUs)</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>No. floating point FUs</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>No. branch FUs</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>No. complex integer FUs</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>No. memory FUs</td>
<td>1</td>
<td>1 load +1 store</td>
</tr>
</tbody>
</table>

Q: How pipeline 1 to 17 byte x86 instructions?
Dynamic Scheduling in Pentium Pro

- PPro doesn’t pipeline 80x86 instructions
- PPro decode unit translates the Intel instructions into 72-bit micro-operations (- DLX)
- Sends micro-operations to reorder buffer & reservation stations
- Takes 1 clock cycle to determine length of 80x86 instructions + 2 more to create the micro-operations
- 12-14 clocks in total pipeline (- 3 state machines)
- Many instructions translate to 1 to 4 micro-operations
- Complex 80x86 instructions are executed by a conventional microprogram (8K x 72 bits) that issues long sequences of micro-operations
Getting CPI < 1: Issuing Multiple Instructions/Cycle

- Superscalar DLX: 2 instructions, 1 FP & 1 anything else
  - Fetch 64-bits/clock cycle; Int on left, FP on right
  - Can only issue 2nd instruction if 1st instruction issues
  - More ports for FP registers to do FP load & FP op in a pair

<table>
<thead>
<tr>
<th>Type</th>
<th>Pipe Stages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Int. instruction</td>
<td>IF  ID  EX  MEM  WB</td>
</tr>
<tr>
<td>FP instruction</td>
<td>IF  ID  EX  MEM  WB</td>
</tr>
<tr>
<td>Int. instruction</td>
<td>IF  ID  EX  MEM  WB</td>
</tr>
<tr>
<td>FP instruction</td>
<td>IF  ID  EX  MEM  WB</td>
</tr>
<tr>
<td>Int. instruction</td>
<td>IF  ID  EX  MEM  WB</td>
</tr>
<tr>
<td>FP instruction</td>
<td>IF  ID  EX  MEM  WB</td>
</tr>
</tbody>
</table>

- 1 cycle load delay expands to 3 instructions in SS
  - instruction in right half can’t use it, nor instructions in next slot
Review: Unrolled Loop that Minimizes Stalls for Scalar

1 Loop: 
1. LD F0, 0 (R1) 
2. LD F6, -8 (R1) 
3. LD F10, -16 (R1) 
4. LD F14, -24 (R1) 
5. ADDD F4, F0, F2 
6. ADDD F8, F6, F2 
7. ADDD F12, F10, F2 
8. ADDD F16, F14, F2 
9. SD 0 (R1), F4 
10. SD -8 (R1), F8 
11. SD -16 (R1), F12 
12. SUBI R1, R1, #32 
13. BNEZ R1, LOOP 
14. SD 8 (R1), F16 ; 8-32 = -24

14 clock cycles, or 3.5 per iteration
## Loop Unrolling in Superscalar

<table>
<thead>
<tr>
<th>Integer instruction</th>
<th>FP instruction</th>
<th>Clock cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Loop:</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD      F0,0(R1)</td>
<td>ADDD F4,F0,F2</td>
<td>3</td>
</tr>
<tr>
<td>LD      F6,-8(R1)</td>
<td>ADDD F8,F6,F2</td>
<td>4</td>
</tr>
<tr>
<td>LD      F10,-16(R1)</td>
<td>ADDD F12,F10,F2</td>
<td>5</td>
</tr>
<tr>
<td>LD      F14,-24(R1)</td>
<td>ADDD F16,F14,F2</td>
<td>6</td>
</tr>
<tr>
<td>LD      F18,-32(R1)</td>
<td>ADDD F20,F18,F2</td>
<td>7</td>
</tr>
<tr>
<td>SD      0(R1),F4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD      -8(R1),F8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD      -16(R1),F12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD      -24(R1),F16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUBI    R1,R1,#40</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BNEZ    R1,LOOP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD      -32(R1),F20</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Unrolled 5 times to avoid delays (+1 due to SS)
- 12 clocks, or 2.4 clocks per iteration (1.5X)
Multiple Issue Challenges

- While Integer/FP split is simple for the HW, get CPI of 0.5 only for programs with:
  - Exactly 50% FP operations
  - No hazards
- If more instructions issue at same time, greater difficulty of decode and issue
  - Even 2-scalar => examine 2 opcodes, 6 register specifiers, & decide if 1 or 2 instructions can issue
- VLIW: tradeoff instruction space for simple decoding
  - The long instruction word has room for many operations
  - By definition, all the operations the compiler puts in the long instruction word are independent => execute in parallel
  - E.g., 2 integer operations, 2 FP ops, 2 Memory refs, 1 branch
    » 16 to 24 bits per field => 7*16 or 112 bits to 7*24 or 168 bits wide
  - Need compiling technique that schedules across several branches
### Loop Unrolling in VLIW

<table>
<thead>
<tr>
<th>Memory reference 1</th>
<th>Memory reference 2</th>
<th>FP operation 1</th>
<th>FP op. 2</th>
<th>Int. op/ branch</th>
<th>Clock</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD F0,0(R1)</td>
<td>LD F6,-8(R1)</td>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>LD F10,-16(R1)</td>
<td>LD F14,-24(R1)</td>
<td></td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>LD F18,-32(R1)</td>
<td>LD F22,-40(R1)</td>
<td>ADDD F4,F0,F2</td>
<td>ADDD F8,F6,F2</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>LD F26,-48(R1)</td>
<td></td>
<td>ADDD F12,F10,F2</td>
<td>ADDD F16,F14,F2</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SD 0(R1),F4</td>
<td>ADDD F20,F18,F2</td>
<td>ADDD F24,F22,F2</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>SD -16(R1),F12</td>
<td>SD -24(R1),F16</td>
<td>ADDD F28,F26,F2</td>
<td></td>
<td>6</td>
<td></td>
</tr>
<tr>
<td>SD -32(R1),F20</td>
<td>SD -40(R1),F24</td>
<td></td>
<td>SUBI R1,R1,#48</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>SD -0(R1),F28</td>
<td></td>
<td></td>
<td>BNEZ R1,LOOP</td>
<td>8</td>
<td></td>
</tr>
</tbody>
</table>

Unrolled 7 times to avoid delays
7 results in 9 clocks, or 1.3 clocks per iteration (1.8X)
Average: 2.5 ops per clock, 50% efficiency
Note: Need more registers in VLIW (15 vs. 6 in SS)
Trace Scheduling

- Parallelism across IF branches vs. LOOP branches
- Two steps:
  - \textit{Trace Selection} 
    - Find likely sequence of basic blocks (\textit{trace}) of (statically predicted or profile predicted) long sequence of straight-line code
  - \textit{Trace Compaction} 
    - Squeeze trace into few VLIW instructions 
    - Need bookkeeping code in case prediction is wrong
- Compiler undoes bad guess (discards values in registers)
- Subtle compiler bugs mean wrong answer vs. poorer performance; no hardware interlocks
Advantages of HW (Tomasulo) vs. SW (VLIW) Speculation

- HW determines address conflicts
- HW better branch prediction
- HW maintains precise exception model
- HW does not execute bookkeeping instructions
- Works across multiple implementations
- SW speculation is much easier for HW design
Superscalar v. VLIW

- Smaller code size
- Binary compatibility across generations of hardware
- Simplified Hardware for decoding, issuing instructions
- No Interlock Hardware (compiler checks?)
- More registers, but simplified Hardware for Register Ports (multiple independent register files?)
Intel/HP “Explicitly Parallel Instruction Computer (EPIC)”

• 3 Instructions in 128 bit “groups”; field determines if instructions dependent or independent
  – Smaller code size than old VLIW, larger than x86/RISC
  – Groups can be linked to show independence > 3 instr
• 64 integer registers + 64 floating point registers
  – Not separate files per functional unit as in old VLIW
• Hardware checks dependencies (interlocks => binary compatibility over time)
• Predicated execution (select 1 out of 64 1-bit flags) => 40% fewer mispredictions?
• IA-64: name of instruction set architecture; EPIC is type
• Merced is name of first implementation (1999/2000?)
• LIW = EPIC?
Dynamic Scheduling in Superscalar

- Dependencies stop instruction issue
- Code compiler for old version will run poorly on newest version
  - May want code to vary depending on how superscalar
Dynamic Scheduling in Superscalar

- How to issue two instructions and keep in-order instruction issue for Tomasulo?
  - Assume 1 integer + 1 floating point
  - 1 Tomasulo control for integer, 1 for floating point
- Issue 2X Clock Rate, so that issue remains in order
- Only FP loads might cause dependency between integer and FP issue:
  - Replace load reservation station with a load queue; operands must be read in the order they are fetched
  - Load checks addresses in Store Queue to avoid RAW violation
  - Store checks addresses in Load Queue to avoid WAR,WAW
  - Called “decoupled architecture”
Performance of Dynamic SS

<table>
<thead>
<tr>
<th>Iteration Instructions</th>
<th>Issues</th>
<th>Executes</th>
<th>Writes result</th>
</tr>
</thead>
<tbody>
<tr>
<td>no.</td>
<td>clock-cycle number</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>LD F0,0(R1)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>5</td>
<td>8</td>
</tr>
<tr>
<td>ADDD F4,F0,F2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>SD 0(R1),F4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>3</td>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>SUBI R1,R1,#8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>4</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td>BNEZ R1,LOOP</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>5</td>
<td>6</td>
<td>8</td>
</tr>
<tr>
<td>LD F0,0(R1)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>5</td>
<td>9</td>
<td>12</td>
</tr>
<tr>
<td>ADDD F4,F0,F2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>6</td>
<td>13</td>
<td></td>
</tr>
<tr>
<td>SD 0(R1),F4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>7</td>
<td>8</td>
<td>9</td>
</tr>
<tr>
<td>SUBI R1,R1,#8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>8</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>BNEZ R1,LOOP</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- 4 clocks per iteration; only 1 FP instr/iteration

Branches, Decrements issues still take 1 clock cycle

How get more performance?
Software Pipelining

- Observation: if iterations from loops are independent, then can get more ILP by taking instructions from different iterations
- Software pipelining: reorganizes loops so that each iteration is made from instructions chosen from different iterations of the original loop (- Tomasulo in SW)
Software Pipelining Example

Before: Unrolled 3 times
1. LD F0,0(R1)
2. ADDD F4,F0,F2
3. SD 0(R1),F4
4. LD F6,−8(R1)
5. ADDD F8,F6,F2
6. SD −8(R1),F8
7. LD F10,−16(R1)
8. ADDD F12,F10,F2
9. SD −16(R1),F12
10. SUBI R1,R1,#24
11. BNEZ R1,LOOP

After: Software Pipelined
1. SD 0(R1),F4 ; Stores M[i]
2. ADDD F4,F0,F2 ; Adds to M[i−1]
3. LD F0,−16(R1); Loads M[i−2]
4. SUBI R1,R1,#8
5. BNEZ R1,LOOP

• Symbolic Loop Unrolling
  – Maximize result-use distance
  – Less code space than unrolling
  – Fill & drain pipe only once per loop
    vs. once per each unrolled iteration in loop unrolling

SW Pipeline

Time
Loops Unrolled

Time
SW Pipeline

overlapped ops
SW Pipelined Assembler

Loop:

SD 16 (R1), F4 ;stores into M[i]
ADDD F4,F0,F2 ;add to M[i-1]
LD F0, 0 (R1) ;loads M[i-2]
SUBI R1,R1,#8
BNEZ R1,Loop
Limits to Multi-Issue Machines

• Inherent limitations of ILP
  – 1 branch in 5: How to keep a 5-way VLIW busy?
  – Latencies of units: many operations must be scheduled
  – Need about Pipeline Depth x No. Functional Units of independent
    Difficulties in building HW
  – Easy: More instruction bandwidth
  – Easy: Duplicate FUs to get parallel execution
  – Hard: Increase ports to Register File (bandwidth)
    » VLIW example needs 7 read and 3 write for Int. Reg.
    & 5 read and 3 write for FP reg
  – Harder: Increase ports to memory (bandwidth)
  – Decoding Superscalar and impact on clock rate, pipeline depth?
Limits to Multi-Issue Machines

• Limitations specific to either Superscalar or VLIW implementation
  – Decode issue in Superscalar: how wide practical?
  – VLIW code size: unroll loops + wasted fields in VLIW
    » IA-64 compresses dependent instructions, but still larger
  – VLIW lock step => 1 hazard & all instructions stall
    » IA-64 not lock step? Dynamic pipeline?
  – VLIW & binary compatibilityIA-64 promises binary compatibility
Limits to ILP

• Conflicting studies of amount
  – Benchmarks (vectorized Fortran FP vs. integer C programs)
  – Hardware sophistication
  – Compiler sophistication
• How much ILP is available using existing mechanisms with increasing HW budgets?
• Do we need to invent new HW/SW mechanisms to keep on processor performance curve?
Limits to ILP

Initial HW Model here; MIPS compilers.
Assumptions for ideal/perfect machine to start:

1. *Register renaming*—infinite virtual registers and all WAW & WAR hazards are avoided
2. *Branch prediction*—perfect; no mispredictions
3. *Jump prediction*—all jumps perfectly predicted => machine with perfect speculation & an unbounded buffer of instructions available
4. *Memory-address alias analysis*—addresses are known & a store can be moved before a load provided addresses not equal

1 cycle latency for all instructions; unlimited number of instructions issued per clock cycle
Upper Limit to ILP: Ideal Machine
(Figure 4.38, page 319)

Integer: 18 - 60
FP: 75 - 150

Programs

gcc  espresso  li  fpppp  doducd  tomcatv

IPCs

54.8  62.6  17.9  75.2  118.7  150.1
More Realistic HW: Branch Impact

Figure 4.40, Page 323

Change from Infinite window to examine to 2000 and maximum issue of 64 instructions per clock cycle

FP: 15 - 45

Integer: 6 - 12

ProfileBHT (512)Pick Cor. or BHTPerfect No prediction

FP: 15 - 45

Profile

Perfect Pick Cor. or BHT BHT (512) Profile No prediction
More Realistic HW: Register Impact

Figure 4.44, Page 328

Change 2000 instr window, 64 instr issue, 8K 2 level Prediction

FP: 11 - 45

Integer: 5 - 15

Program

<table>
<thead>
<tr>
<th>Program</th>
<th>Infinite</th>
<th>256</th>
<th>128</th>
<th>64</th>
<th>32</th>
<th>None</th>
</tr>
</thead>
<tbody>
<tr>
<td>gcc</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>5</td>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>espresso</td>
<td>15</td>
<td>15</td>
<td>13</td>
<td>10</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>li</td>
<td>12</td>
<td>12</td>
<td>12</td>
<td>11</td>
<td>6</td>
<td>5</td>
</tr>
<tr>
<td>fpppp</td>
<td>59</td>
<td>49</td>
<td>44</td>
<td>54</td>
<td>54</td>
<td>44</td>
</tr>
<tr>
<td>doduced</td>
<td>35</td>
<td>20</td>
<td>16</td>
<td>15</td>
<td>11</td>
<td>5</td>
</tr>
<tr>
<td>tomcatv</td>
<td>29</td>
<td>29</td>
<td>28</td>
<td>7</td>
<td>5</td>
<td>5</td>
</tr>
</tbody>
</table>
More Realistic HW: Alias Impact

Figure 4.46, Page 330

Change 2000 instr window, 64 instr issue, 8K 2 level Prediction, 256 renaming registers

FP: 4 - 45
(Fortran, no heap)

Integer: 4 - 9

Perfect
Global/Stack perf; Inspec.
heap conflicts

None

IPC

Program

gcc espresso li fpppp doducd tomcatv

Perfect Global/Stack perf; Inspec. None
heap conflicts Assem.
Realistic HW for ‘9X: Window Impact
(Figure 4.48, Page 332)

Perfect disambiguation (HW),
1K Selective Prediction, 16 entry return, 64 registers, issue as many as window

IPC

Integer: 6 - 12

FP: 8 - 45
<table>
<thead>
<tr>
<th>Processor</th>
<th>Year Shipped in Systems</th>
<th>Initial Clock rate (MHz)</th>
<th>Issue Structure</th>
<th>Scheduling</th>
<th>Max. Load</th>
<th>Integer ALU</th>
<th>FP</th>
<th>Branch</th>
</tr>
</thead>
<tbody>
<tr>
<td>DEC A1-Pha 21064</td>
<td>1992</td>
<td>150</td>
<td>Dynamic</td>
<td>Static</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Intel Pentium</td>
<td>1994</td>
<td>66</td>
<td>Dynamic</td>
<td>Static</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DEC Alpha 21164</td>
<td>1995</td>
<td>300</td>
<td>Static</td>
<td>Static</td>
<td>4</td>
<td>2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Intel P6</td>
<td>1995</td>
<td>150</td>
<td>Dynamic</td>
<td>Dynamic</td>
<td>3</td>
<td>1</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PowerPC 620</td>
<td>1995</td>
<td>133</td>
<td>Dynamic</td>
<td>Dynamic</td>
<td>4</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MIPS R10000</td>
<td>1996</td>
<td>200</td>
<td>Dynamic</td>
<td>Dynamic</td>
<td>4</td>
<td>1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SPEC (Measure of estimate): 100 int, 150 FP, 65 int, 65FP, 330 inc, 500 FP, >200 int, 225 int, 300 FP, 600 FP.
### 3 1996 Era Machines

<table>
<thead>
<tr>
<th></th>
<th>Alpha 21164</th>
<th>PPro</th>
<th>HP PA-8000</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Year</strong></td>
<td>1995</td>
<td>1995</td>
<td>1996</td>
</tr>
<tr>
<td><strong>Clock</strong></td>
<td>400 MHz</td>
<td>200 MHz</td>
<td>180 MHz</td>
</tr>
<tr>
<td><strong>Cache</strong></td>
<td>8K/8K/96K/2M</td>
<td>8K/8K/0.5M</td>
<td>0/0/2M</td>
</tr>
<tr>
<td><strong>Issue rate</strong></td>
<td>2int+2FP</td>
<td>3 instr (x86)</td>
<td>4 instr</td>
</tr>
<tr>
<td><strong>Pipe stages</strong></td>
<td>7-9</td>
<td>12-14</td>
<td>7-9</td>
</tr>
<tr>
<td><strong>Out-of-Order</strong></td>
<td>6 loads</td>
<td>40 instr (µop)</td>
<td>56 instr</td>
</tr>
<tr>
<td><strong>Rename regs</strong></td>
<td>none</td>
<td>40</td>
<td>56</td>
</tr>
</tbody>
</table>
### 3 1997 Era Machines

<table>
<thead>
<tr>
<th></th>
<th>Alpha 21164</th>
<th>Pentium II</th>
<th>HP PA-8000</th>
</tr>
</thead>
<tbody>
<tr>
<td>Year</td>
<td>1995</td>
<td>1996</td>
<td>1996</td>
</tr>
<tr>
<td>Clock</td>
<td><strong>600 MHz (‘97)</strong></td>
<td>300 MHz (‘97)</td>
<td>236 MHz (‘97)</td>
</tr>
<tr>
<td>Cache</td>
<td>8K/8K/96K/2M</td>
<td><strong>16K/16K/0.5M</strong></td>
<td>0/0/4M</td>
</tr>
<tr>
<td>Issue rate</td>
<td>2int+2FP</td>
<td>3 instr (x86)</td>
<td>4 instr</td>
</tr>
<tr>
<td>Pipe stages</td>
<td>7-9</td>
<td>12-14</td>
<td>7-9</td>
</tr>
<tr>
<td>Out-of-Order</td>
<td>6 loads</td>
<td>40 instr (µop)</td>
<td>56 instr</td>
</tr>
<tr>
<td>Rename regs</td>
<td>none</td>
<td>40</td>
<td>56</td>
</tr>
</tbody>
</table>
Summary

• Branch Prediction
  – Not covered - read up!
• Speculation:
  – Execution before control dependencies are resolved
  – Out-of-order execution, In-order commit (reorder buffer)
• SW Pipelining
  – Symbolic Loop Unrolling to get most from pipeline with little code expansion, little overhead
• Superscalar and VLIW: CPI < 1 (IPC > 1)
  – Dynamic issue vs. Static issue
  – More instructions issue at same time => larger hazard penalty
• Hardware based speculation
  – dynamic branch prediction
  – speculation
  – dynamic scheduling