



*EE141-Fall 2012
Digital Integrated
Circuits*

Instructor: Elad Alon

TuTh 11-12:30pm
247 Cory

EECS141 Lecture #1 1

What will you learn?

- Understanding, designing, and optimizing digital circuits for various quality metrics:
 - Performance (speed)
 - Power dissipation
 - Cost
 - Reliability

EECS141 Lecture #1 4

What is this class all about?

- **Introduction to digital integrated circuit design engineering**
 - Will describe models and key concepts needed to be a good digital IC designer
- **Models allow us to reason about circuit behavior**
 - Allow analysis and optimization of the circuit's performance, power, cost, etc.
 - Understanding circuit behavior is key to making sure it will actually work
- **Teach you how to make sure your circuit works**
 - Do you want your transistor to be the one that screws up a 1 billion transistor chip?

EECS141 Lecture #1 2

Practical Information

- Instructor
 - Prof. Elad Alon
519 Cory Hall, 642-0237, elad@eecs
Office hours: Tu. 3:30-4:30pm, Thurs. 2:30-3:30pm
- TAs:
 - Alberto Puggelli, puggelli@eecs (OH: Wed. 4-5pm)
 - Bonjern Yang, byang@eecs (OH: Wed. 3-4pm)
- Web page:
http://bwrc.eecs.berkeley.edu/Classes/ICDesign/EE141_f12/

EECS141 Lecture #1 5

Detailed Topics

- CMOS devices and manufacturing technology
- CMOS gates
- Memories
- Propagation delay, noise margins, power
- Combinational and sequential circuits
- Interconnect
- Timing and clocking
- Arithmetic building blocks
- Design methodologies

EECS141 Lecture #1 3

Discussions and Labs

- Discussion sessions
 - F 2-3pm (Bonjern)
 - M 5-6pm (Alberto)
 - Same material in all sessions!
- Labs (125 Cory)
 - M 3-6pm (Bonjern)
 - Tu 3-6pm (Alberto)
 - Machines to left of double doors, with larger monitors
- Please choose one lab session and stick with it!

EECS141 Lecture #1 6

Your EECS141 Week

	8	9	10	11	12	1	2	3	4	5	6
M								Lab (Bonjern) 125 Cory		DISC (Alberto) 299 Cory	
T				Lec (Elad) 277 Cory				OH (Elad) 519 Cory		Lab (Alberto) 125 Cory	
W								OH (Bonjern) TBD Cory	OH (Alberto) TBD Cory		
R				Lec (Elad) 277 Cory				OH (Elad) 519 Cory			Problem Sets Due
F								DISC (Bonjern) 299 Cory			

* Discussion sections will cover identical material

EECS141 Lecture #1 7

Grading Policy

- Homeworks: 12%
- Labs: 8%
- Projects: 20%
- Midterms: 30%
- Final: 30%

EECS141

Lecture #1

10

Class Organization

- 9 Assignments
- One design project (with a few phases)
- Labs: 5 software
- 2 midterms, 1 final
 - Midterm 1: Thurs., October 4, evening (TBD)
 - Midterm 2: Thurs., November 1, evening (TBD)
 - Final: Wed., December 12, 8-11am

EECS141

Lecture #1

8

Class Material

- Textbook: "Digital Integrated Circuits – A Design Perspective", 2nd ed, by J. Rabaey, A. Chandrakasan, B. Nikolic
- Class notes: Web page
- Lab Reader: Web page
- Check web page for the availability of tools

EECS141

Lecture #1

11

Some Important Announcements

- Please use piazza for asking questions (more later)
- Can work together on homework
 - But you must turn in your own solution
- Lab reports due 1 week after the lab session
 - Lab rules:
<http://california.eecs.berkeley.edu/iesg/labs/labinfo/labrules.asp>
- Project is done in pairs
- No late assignments
 - Solutions available shortly after due date/time
- **Don't even think about cheating!**

EECS141

Lecture #1

9

The Web Site

http://bwrc.eecs.berkeley.edu/icdesign/eeecs141_f10

- Class and lecture notes
- Assignments and solutions
- Lab and project information
- Exams
- Many other goodies ...

Print only what you need: Save a tree!

EECS141

Lecture #1

12

The Web Site #2

- All announcements made at:
 - <https://piazza.com/berkeley/fall2012/ee141>
- Be sure to enroll!
- Piazza will also be the main forum for posting and answering questions
 - Please post your questions there to minimize response time
 - Also, check that your question hasn't been answered already

EECS141

Lecture #1

13

Introduction

- Digital Integrated Circuit Design: The Past, The Present and The Future
 - What made Digital IC design what it is today
 - Why is designing digital ICs different today than it was before?
 - Will it change in the future?

EECS141

Lecture #1

16

Software


- Cadence
 - Widely used in industry
 - Online tutorials and documentation
- HSPICE for simulation

EECS141

Lecture #1

14

The First Computer



- The Babbage Difference Engine
 - 25,000 parts
 - cost: £17,470

EECS141

Lecture #1

17

Getting Started


- Assignment 1: Getting SPICE to work – see web-page
- Due next Thursday, August 30, 5pm
- NO discussion sessions or labs this week.
- First discussion sessions in Week 2
- First software lab in Week 3

EECS141

Lecture #1

15

ENIAC - The First Electronic Computer (1946)




EECS141

Lecture #1

18

The Transistor Revolution




First transistor
Bell Labs, 1948

EECS141

Lecture #1

19

Intel Pentium 4 Microprocessor




Intel, 2005.
125,000,000 transistors
(112mm²)
3.8 GHz operation
(90nm CMOS technology)

EECS141

Lecture #1

22

The First Integrated Circuits



Bipolar logic
1960's


ECL 3-input Gate
Motorola 1966

EECS141

Lecture #1

20

Intel Xeon (E7-8800)




Intel, 2011.
2,600,000,000 transistors
(513mm²)
2.4 GHz operation
(32nm CMOS technology)

EECS141

Lecture #1

23

Intel 4004 Microprocessor




Intel, 1971.
2,300 transistors (12mm²)
740 KHz operation
(10µm PMOS technology)

EECS141


Lecture #1

21

Still Happening - Intel Test-Chip (2009)



22nm
364 MByte SRAM
>2.91 billion transistors



EECS141


Lecture #1

24


Moore's Law

- In 1965, Gordon Moore noted that the number of transistors on a chip doubled every 18 to 24 months.
- He made a prediction that semiconductor technology will double its effectiveness every 18 months

Transistor Counts




Moore's Law




Electronics, April 19, 1965.


Frequency



Evolution in Complexity









Power Dissipation Prediction (2000)



□ Did this really happen?

Courtesy, Intel



Why Scaling?


- Technology shrinks by 0.7/generation
- With every generation can integrate 2x more functions per chip; chip cost does not increase significantly
- Cost of a function decreases by 2x
- But ...
 - How to design chips with more and more functions?
 - Design engineering population does not double every two years...
- Hence, a need for more efficient design methods
 - Exploit different levels of abstraction

EECS141

Lecture #1

37

Design Abstraction Levels



EECS141

Lecture #1

38

Next Lecture

- Introduce basics of integrated circuit manufacturing and cost

EECS141

Lecture #1

39