

EE141-Fall 2012 Digital Integrated Circuits


Lecture 13 CMOS Logic Review

Announcements

- Midterm tonight 6:30pm sharp
- Homework #6 out tonight, due next Thurs.
- Reminder:
 - Project coming up in 2 weeks – find a partner

Class Material

- Last lecture
 - CMOS Delay and Power Models
- Today's lecture
 - CMOS Logic Review
- Reading (6)




CMOS Logic Review


Cell Design

- Standard Cells
 - General purpose logic
 - Used to synthesize RTL/HDL
 - Same height, varying width
- Datapath Cells
 - For regular, structured designs (arithmetic)
 - Includes some wiring in the cell


Standard Cell Layout Methodology – 1980s



Standard Cell Layout Methodology – 1990s - Today





Standard Cells




Standard Cells

With minimal diffusion routing





With silicided diffusion




Stick Diagrams

Contains no dimensions
Represents relative positions of transistors




Stick Diagrams



How to lay this gate out to minimize area?

Two Versions of $C \cdot (A + B)$




Consistent Euler Path

A B C



Has PDN and PUP

B C A


Has PUP, but no PDN




OAI22 Logic Graph




Example: $x = ab+cd$



(a) Logic graphs for $\overline{ab+cd}$



(b) Euler Paths {a b c d}




(c) stick diagram for ordering {a b c d}


Multi-Fingered Transistors

How can you fit wide transistors into a fixed height?

One finger




Two fingers (folded)




Less diffusion capacitance


Fan-In Considerations



Fan-In Considerations




t_p as a Function of Fan-In




Gates with a fan-in greater than 4 should be avoided.

Reducing Parasitic Delay (1)

Transistor ordering




delay determined by time to discharge C_L , C_1 and C_2



delay determined by time to discharge C_L

Reducing Parasitic Delay (2)

- Transistor sizing
 - as long as fan-out capacitance dominates
- Progressive sizing



Distributed RC line

$M_1 > M_2 > M_3 > \dots > M_N$
(the FET closest to the output is the smallest)

Can reduce delay by more than 20%;
Be careful: input loading, junction caps,
decreasing gains as technology shrinks

EECS141

Lecture #13

21

Reducing Delay (3)

- Reducing the voltage swing

$$t_{pHL} = 0.5 (C_L V_{DD}) / I_{DSATn}$$

$$= 0.5 (C_L V_{swing}) / I_{DSATn}$$

- linear reduction in delay
- also reduces power consumption
- But the following gate is slower!
- Or requires use of “sense amplifiers” on the receiving end to restore the signal level (memory design)

EECS141

Lecture #13

22

LE in Modern Processes

EECS141

Lecture #13

23

LE in Modern Processes

EECS141

Lecture #13

24

Next Lecture

□ Wires