


*EE141-Fall 2010  
Digital Integrated  
Circuits*

Lecture 15  
SRAM Circuit Design



EECS141 Lecture #15 1



*Announcements*


- Homework #6 due today
  - Homework #7 due next Thurs.
  - Project #1 out next Thurs.

EECS141 Lecture #15 2


*SRAM Circuit  
Design*

EECS141 Lecture #15 3




### SRAM Operation

Read




- Q\_b will get pulled up when WL first goes high
- Reading the cell should not destroy the stored value

### CMOS SRAM Analysis (Write)



$$W_5 V_{DD} C_{ox} \frac{(V_{DD} - V_{Tp})^2}{V_{DD} - V_{Tp} + \frac{\epsilon_{ox}}{\epsilon_{si}} L_4} = \mu_n C_{ox} \frac{W_2}{L_2} \left( V_{DD} - V_{Tn} - \frac{V_Q}{2} \right) V_Q$$


### CMOS SRAM Analysis (Read)




$$I_{D5} = I_{D1}$$

$$W_5 V_{DD} C_{ox} \frac{(V_{DD} - V_{Tn} - \Delta V)^2}{V_{DD} - V_{Tn} - \Delta V + \frac{\epsilon_{ox}}{\epsilon_{si}} L_5} = \mu_n C_{ox} \frac{W_1}{L_1} \left( V_{DD} - V_{Tn} - \frac{\Delta V}{2} \right) \Delta V$$


### CMOS SRAM Analysis (Write)





### CMOS SRAM Analysis (Read)



### Read Static Noise Margin





### Next Lecture

- Power Revisited

EECS141      Lecture #15      15