


*EE141-Fall 2012  
Digital Integrated  
Circuits*

Lecture 19  
Dynamic Logic

EECS141 Lecture #19 1



*Dynamic Logic*

EECS141 Lecture #19 4

*Announcements*

- Midterm 2: Thurs. Nov. 1<sup>st</sup>, 6:30-8:00pm
  - Includes all material up to and including Lecture 18
  - Exam starts at 6:30pm sharp
  - Review session: Tues. evening?
- Project phase 2 out next Thurs., due following Fri.

EECS141 Lecture #19 2

*Dynamic CMOS*

- In **static** circuits, at every point in time (except when switching) the output is connected to either GND or  $V_{DD}$  via a low resistance path.
  - fan-in of  $n$  requires  $2n$  ( $n$  N-type +  $n$  P-type) devices
- **Dynamic** circuits rely on the temporary storage of signal values on the capacitance of high impedance nodes.
  - only requires  $n + 2$  ( $n+1$  N-type + 1 P-type) transistors

EECS141 Lecture #19 5

*Class Material*

- Last lecture
  - Ratioed and Pass-Transistor Logic
- Today's lecture
  - Dynamic logic
- Reading
  - Chapter 6

EECS141 Lecture #19 3

*Dynamic Gate*

Two phase operation  
 Precharge (Clk = 0)  
 Evaluate (Clk = 1)

EECS141 Lecture #19 6

### Conditions on Output

- Once the output of a dynamic gate is discharged, it cannot be charged again until the next precharge operation.
- Inputs to the gate can make **at most one rising** transition during evaluation.
- Output can be in the high impedance state during and after evaluation (PDN off), state is stored on  $C_L$

EECS141

Lecture #19

7

### Dynamic Power Consumption is Data Dependent

Dynamic 2-input NOR Gate

A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0

Assume **signal probabilities**

$$P_{A=1} = 1/2$$

$$P_{B=1} = 1/2$$

Then **transition probability**

$$P_{0 \rightarrow 1} = P_{out=0} \times P_{out=1}$$

$$= 3/4 \times 1 = 3/4$$

Switching activity always **higher** in dynamic gates!


$$P_{0 \rightarrow 1} = P_{out=0}$$

EECS141

Lecture #19

10

### LE of Dynamic Gates



EECS141

Lecture #19

8

### Properties of Dynamic Gates


- Overall power dissipation usually **higher** than static CMOS
  - no static current path ever exists between  $V_{DD}$  and GND (including  $P_{sc}$ )
  - no glitching
  - **higher transition probabilities**
  - **extra load on Clk**
- PDN starts to work as soon as the input signals exceed  $V_{Tn}$ , so  $V_M$ ,  $V_{IH}$  and  $V_{IL}$  equal to  $V_{Tn}$ 
  - low noise margin ( $NM_L$ )
- Needs a precharge/evaluate clock

EECS141

Lecture #19

11

### Power Consumption of Dynamic Gates




Power only dissipated when previous Out = 0

EECS141

Lecture #19

9

### Issues in Dynamic Design 1: Charge Leakage




Dominant component is subthreshold current

EECS141

Lecture #19


12

### Solution to Charge Leakage




Same approach as level restorer for pass-transistor logic


### Charge Sharing Example



### Dynamic Gate VTC




### Charge Sharing




### Issues in Dynamic Design 2: Charge Sharing

- Charge initially stored on  $C_L$ 
  - $C_A$  previously discharged
- When A rises, this charge is redistributed (shared) between  $C_L$  and  $C_A$
- Makes Out drop below  $V_{DD}$



### Solution to Charge Sharing

- Keeper helps a lot
  - Can still get failures if Out drops below inverter  $V_{sw}$
- Another option: precharge internal nodes
  - Increases power and area



*Next Lecture*

- Adders