


*EE141-Fall 2012
Digital Integrated
Circuits*

Lecture 20
Adders

EECS141 Lecture #20 1



Adders


EECS141 Lecture #20 4

Announcements

- Midterm 2: Thurs. Nov. 1st, 6:30-8:00pm, 60 Evans
 - Exam starts at 6:30pm sharp
 - Review session: Tues., Oct. 30th, 6pm, 550 Cory
- Project phase 2 out this Thurs., due next Fri.

EECS141 Lecture #20 2

An Intel Microprocessor



Itanium has 6 64-bit integer execution units like this


EECS141 Lecture #20 5

Class Material

- Last lecture
 - Dynamic logic
- Today's lecture
 - Adders
- Reading
 - Chapter 11

EECS141 Lecture #20 3


Bit-Sliced Design




Tile identical processing elements

EECS141 Lecture #20 6

Itanium Integer Datapath



The Binary Adder




$$S = A \oplus B \oplus C_i$$

$$= \overline{A} \overline{B} C_i + \overline{A} B \overline{C}_i + \overline{A} B C_i + A \overline{B} \overline{C}_i + A \overline{B} C_i + A B \overline{C}_i + A B C_i$$

$$C_o = AB + BC_i + AC_i$$

Data Paths Are Thermal Hogs



- ALUs: performance and peak-current limiters
- Goal: high-performance energy-efficient design

Express Sum and Carry as a function of P, G, K

Define 3 new variables which ONLY depend on A, B


- Generate (G) = AB
- Propagate (P) = A ⊕ B
- Kill = $\overline{A} \overline{B}$

$$C_o(G, P) = G + PC_i$$

$$S(G, P) = P \oplus C_i$$


Can also derive expressions for S and C_o based on K and P
 Note that we will sometimes use an alternate definition for Propagate (P) = A + B

Full-Adder



A	B	C _i	S	C _o	Carry status
0	0	0	0	0	kill
0	0	1	1	0	kill
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

Simplest Adder: Ripple-Carry



Worst case delay linear with the number of bits

$$t_d = O(N)$$

$$t_{adder} = (N-1)t_{carry} + t_{sum}$$

Goal: Make the fastest possible carry path circuit

Complementary Static CMOS Full Adder: "Direct" Implementation

28 Transistors

EECS141 Lecture #20 13

Minimize Critical Path by Reducing Inverting Stages

Exploit Inversion Property

EECS141 Lecture #20 16

Complementary Static CMOS Full Adder

28 Transistors

EECS141 Lecture #20 14

A Better Structure: The Mirror Adder

24 transistors

EECS141 Lecture #20 17

Inversion Property

$$\bar{S}(A, B, C_i) = S(\bar{A}, \bar{B}, \bar{C}_i)$$

$$\bar{C}_o(A, B, C_i) = C_o(\bar{A}, \bar{B}, \bar{C}_i)$$

EECS141 Lecture #20 15

Sizing the Mirror Adder: Fanout


- Since LE of carry gate is 2, want f of 2 to get EF of 4
- Use min. size sum gates to reduce load on carry.
- Total load on carry gate is:

$$C_{load} = C_{Ci} + (6+6+9)$$

$$C_{load} = 2C_{Ci}$$

EECS141 Lecture #20 18


Sizing the Mirror Adder



• $C_{load} = C_{Ci} + (6+6+9) = 2C_{Ci}$
 → $C_{Ci} = 21$

- Minimum size G and K stacks to reduce diffusion loading


Dynamic Manchester Carry Chain




Mirror Adder Summary

- The NMOS and PMOS chains are **completely symmetrical**. Maximum of two series transistors in the carry-generation gate.
- When laying out the cell, the most critical issue is the minimization of the capacitance at node C_o . Reduction of the diffusion capacitances is particularly important.
- Carry signals are critical - transistors connected to C_i are placed closest to the output.
- Only the transistors in the (propagate) carry chain have to be optimized for speed. All transistors in the sum stage can be minimal size.


Manchester Carry Chain



Manchester Carry Chain




Carry-Bypass Adder




Idea: If $(P_0 \text{ and } P_1 \text{ and } P_2 \text{ and } P_3 = 1)$ then $C_{o3} = C_{i0}$, else "kill" or "generate".


Carry-Bypass Adder (cont.)




Carry Select Adder: Critical Path




Carry Ripple versus Carry Bypass




Linear Carry Select




Carry-Select Adder



Square Root Carry Select



Adder Delays - Comparison




Many Kinds of Tree Adders

- Many ways to construct these tree (or “carry lookahead”) adders
 - Many of these variations named after the people who first came up with them
- Most of these vary three basic parameters:
 - Radix: how many bits are combined in each PG gate
 - Previous example was radix 2; often go up to radix 4
 - Tree Depth: how many stages of logic you go through to get the final carry. Must be at least $\log_{\text{Radix}}(N)$
 - Fanout: Maximum logical branching in the tree


Logarithmic (Tree) Adders – Basic Idea

- “Look ahead” across groups of multiple bits to figure out the carry
 - Example with two bit groups:

$$P_{1:0} = P_1 \cdot P_0, G_{1:0} = G_1 + P_1 \cdot G_0 \rightarrow C_{\text{out}1} = G_{1:0} + P_{1:0} \cdot C_{\text{in}}$$
- Combine these groups in a tree structure:
 - Delay is now $\sim \log_2(N)$
 - Instead of $\sim N$




Tree Adders




Brent-Kung Tree

Rest of the Tree



- Previous picture shows only half of the algorithm
 - Need to generate carries at individual bit positions too



Tree Adders



16-bit radix-2 Kogge-Stone tree



Next Lecture

- Domino Logic

EECS141 Lecture #20 39