



EE141-Fall 2012 Digital Integrated Circuits


Lecture 23
Flops and Latches

Announcements

- Homework #8 due next Tuesday

- Project Phase 3 part 1 due this Sun.
 - Poster: Wed. Nov. 28th
 - Final report: Mon. Dec. 3rd

- This Thurs. lecture will be “taped ahead”



Sequential Elements: Flops and Latches

EECS141

Lecture #23

3


Why Sequencing?

EECS141

Lecture #23


4

Sequential Elements




- Latch – level sensitive
- Flip-flop – edge triggered
- Clk=0: “opaque”
- Clk=1: “transparent”
- Stores new data when Clk rises


Timing Definitions - REVIEW



Storage Mechanisms




Dynamic Latch




Static Latch

Writing Into a Static Latch




Forcing the state



Converting into a MUX
(gated feedback)


Master-Slave Flip-Flop (Edge-Triggered Register)




Two opposite latches create edge-triggered behavior
 Also called master-slave latch pair

Master-Slave Register

Multiplexer-based latch pair



Register Timing: Clk-Q Delay




EECS141

Lecture #23

11

Register Timing: Setup Time




EECS141

Lecture #23

12

More Precise Setup Time




EECS141

Lecture #23

13

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #23

14


Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)



Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #23

17

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141


Lecture #23

18


Setup-Hold Time Illustrations




Setup-Hold Time Illustrations




Setup-Hold Time Illustrations



Setup-Hold Time Illustrations



Setup-Hold Time Illustrations




EECS141

Lecture #23

23

Other Latches/Registers: C²MOS



*Usually includes feedback to staticize


EECS141

Lecture #23

24

C²MOS and Clock Overlap


Other Latches/Registers: TSPC



Positive latch
(transparent when CLK= 1)

Negative latch
(transparent when CLK= 0)

TSPC Operation




EECS141

Lecture #23

27

Other Latches/Registers: Pulse-Triggered Latches



EECS141

Lecture #23

28

Why not route the pulse?

EECS141

Lecture #23

29

Next Lecture

- Timing

EECS141

Lecture #23

30