




*EE141-Fall 2012
Digital Integrated
Circuits*

Lecture 24
Timing

EECS141 Lecture #24 1



Timing


EECS141 Lecture #24 4

Announcements

- Homework #8 due next Tuesday
- Project Phase 3 part 1 due this Sun.

EECS141 Lecture #24 2

Synchronous Timing




EECS141 Lecture #24 5

Class Material

- Last lecture
 - Latches and flip-flops
- Today's lecture
 - Timing
- Reading
 - Chapter 7, 10

EECS141 Lecture #24 3

Latch Parameters



Delays can be different for rising and falling data transitions

EECS141 Lecture #24 6

Register Parameters

Delays can be different for rising and falling data transitions

EECS141 Lecture #24 7

Clock Uncertainties

Sources of clock uncertainty

EECS141 Lecture #24 10

Timing Constraints

Cycle time (max): $T_{Clk} > t_{clk-q} + t_{logic} + t_{setup}$

Race margin (min): $t_{hold} < t_{clk-q,min} + t_{logic,min}$

EECS141 Lecture #24 8

Clock Skew and Jitter

- Both skew and jitter affect the effective cycle time
- Only skew affects the race margin (usually)

EECS141 Lecture #24 11

Clock Nonidealities

- **Clock skew**
 - Spatial variation in temporally equivalent clock edges; deterministic + random, t_{sk}
- **Clock jitter**
 - Temporal variations in consecutive edges of the clock signal; modulation + random noise
 - Cycle-to-cycle (short-term) t_{jS}
 - Long term t_{jL}
- **Variation of the pulse width**
 - Important for level sensitive clocking

EECS141 Lecture #24 9


Positive and Negative Skew

(a) Positive skew

(b) Negative skew


EECS141 Lecture #24 12

Positive Skew



Launching edge arrives before the receiving edge

Timing Constraints




Hold time constraint:

$$t_{(clk-q,min)} + t_{(logic,min)} > t_{hold} + \delta$$


Worst case is when receiving edge arrives late
Race between data and clock

Negative Skew




Receiving edge arrives before the launching edge

Longest Logic Path in Edge-Triggered Systems



Timing Constraints



Minimum cycle time:

$$T_{clk} - \delta = t_{clk-q} + t_{setup} + t_{logic}$$

Worst case is when receiving edge arrives early (positive delta)

Clock Constraints in Edge-Triggered Systems

If launching edge is late and receiving edge is early, the data will not be too late if:


$$t_{clk-q} + t_{logic} + t_{setup} < T_{CLK} - t_{JS,1} - t_{JS,2} - \delta$$

Minimum cycle time is determined by the maximum delays through the logic


$$t_{clk-q} + t_{logic} + t_{setup} + \delta + 2t_{JS} < T_{CLK}$$

Skew can be either positive or negative

Shortest Path



Latch-Based Clocking



Clock Constraints in Edge-Triggered Systems

If launching edge is early and receiving edge is late:

$$t_{clk-q,min} + t_{logic,min} - t_{js,1} > t_{hold} + t_{js,2} + \delta$$

Minimum logic delay


$$t_{clk-q,min} + t_{logic,min} > t_{hold} + 2t_{js} + \delta$$

(This assumes jitter at launching and receiving clocks are independent - which usually is not true)

Latch vs. Flip-flop

- In a flip-flop based system:
 - Data launches on one rising edge
 - And must arrive before next rising edge
 - If data arrives late, system fails
 - If it arrives early, wasting time
 - Flip-flops have hard edges
- In a latch-based system:
 - Data can pass through latch while it is transparent
 - Long cycle of logic can borrow time into next cycle
 - As long as each loop finished in one cycle

Pipelining




Reference

Clock Period	Adder	Absolute Value	Logarithm
1	$a_1 + b_1$		
2	$a_2 + b_2$	$ a_1 + b_1 $	
3	$a_3 + b_3$	$ a_2 + b_2 $	$\log(a_1 + b_1)$
4	$a_4 + b_4$	$ a_3 + b_3 $	$\log(a_2 + b_2)$
5	$a_5 + b_5$	$ a_4 + b_4 $	$\log(a_3 + b_3)$

Pipelined

Time Borrowing Example



Latch vs. Flip-flop Summary

- Flip-flops generally easier to use
 - Most digital ASICs designed with register-based timing
- But, latches (both pulsed and level-sensitive) allow more flexibility
 - And hence can potentially achieve higher performance
 - Latches can also be made more tolerant of clock un-certainty
 - More in EE241

EECS141

Lecture #24

25

Next Lecture

- Clock and power distribution

EECS141

Lecture #24

26