




*EE141-Fall 2012  
Digital Integrated  
Circuits*

Lecture 25  
Clock Distribution

EECS141 Lecture #25 1



*Clock  
Distribution*

EECS141 Lecture #25 4

*Announcements*

- Homework #8 due tomorrow
- Project phase 3 schedule
  - Now: poster Nov. 28<sup>th</sup>, report Dec. 3<sup>rd</sup>
  - Proposal: poster Dec. 3<sup>rd</sup>, report Dec. 7<sup>th</sup>
- Lectures next week:
  - Tues. lecture will be “taped ahead”
  - Thurs. lecture will be held “live” on Tues. Dec. 4<sup>th</sup>
  - HKN surveys will likely be held on the 4<sup>th</sup> as well

EECS141 Lecture #25 2

*Clock Distribution*

- Single clock generally used to synchronize all logic on the same chip
  - Need to distribute clock over the entire die
  - While maintaining low skew/jitter
  - (And without burning too much power)

EECS141 Lecture #25 5


*Class Material*

- Last lecture
  - Timing
- Today's lecture
  - Clock Distribution
- Reading
  - Chapter 10

EECS141 Lecture #25 3

*Clock Distribution*

- What's wrong with just routing wires to every point that needs a clock?



EECS141 Lecture #25 6

### H-Tree

Equal wire length/number of buffers to get to every location

EECS141      Lecture #25      7

### Example: DEC Alpha 21164 (1995)

$t_{\text{cycle}} = 3.3\text{ns}$   
 $t_{\text{rise}} = 0.35\text{ns}$        $t_{\text{skew}} = 150\text{ps}$

**Clock waveform**

final drivers  
pre-driver

**Location of clock driver on die**

- 2 phase single wire clock, distributed globally
- 2 distributed driver channels
  - Reduced RC delay/skew
  - Improved thermal distribution
  - 3.75nF clock load, 20W power
  - 58 cm final driver width
- Local inverters for latching
- Conditional clocks in caches to reduce power
- More complex race checking
- Device variation

EECS141      Lecture #25      10

### More realistic H-tree

[Restle98]

EECS141      Lecture #25      8

Clock Drivers

EECS141      Lecture #25      11

### Clock Grid

- No RC matching
- But huge power

EECS141      Lecture #25      9

### Clock Skew in Alpha Processor

EECS141      Lecture #25      12

### EV6 (Alpha 21264) Clocking

600 MHz – 0.35 micron CMOS

**Global clock waveform**

- 2 Phase, with multiple conditional buffered clocks
  - 2.8 nF clock load
  - 40 cm final driver width
- Local clocks can be gated "off" to save power
- Reduced load/skew
- Reduced thermal issues
- Multiple clocks complicate race checking

EECS141 Lecture #25 13

### EV7 Clock Hierarchy (2002)

Active Skew Management and Multiple Clock Domains

- + widely dispersed drivers
- + DLLs compensate static and low-frequency variation
- + divides design and verification effort
- DLL design and verification is added work
- + tailored clocks

EECS141 Lecture #25 16

### 21264 Clocking

EECS141 Lecture #25 14

### Clock Animations

□ By Phillip Restle (IBM)  
<http://www.research.ibm.com/people/r/restle/Animations/DAC01top.html>

EECS141 Lecture #25 17

### EV6 Clock Results

**GCLK Skew**  
(at Vdd/2 Crossings)

**GCLK Rise Times**  
(20% to 80% Extrapolated to 0% to 100%)

ps 5 10 15 20 25 30 35 40 45 50

ps 300 305 310 315 320 325 330 335 340 345

EECS141 Lecture #25 15

### Next Lecture

□ Power distribution, I/O

EECS141 Lecture #25 18