


*EE141-Fall 2010
Digital Integrated
Circuits*

Lecture 26
I/O Issues
Power Distribution

EECS141 Lecture #26 1 ¹



I/O Design


EECS141 Lecture #26 4 ⁴

Announcements

- Project phase 3
 - Poster session Mon. Dec. 3rd at 3:30pm
 - Final report: Fri. Dec. 7th 5:00pm
- Optional HW#9 posted
- HKN surveys in make-up lecture next Tues.
 - Please attend if you can

EECS141 Lecture #26 2 ²

Chip Packaging



- Bond wires (~25 μ m) are used to connect the package to the chip
- Pads are arranged in a frame around the chip
- Pads are relatively large (~100 μ m in 0.25 μ m technology), with large pitch (100 μ m)
- Many chips are 'pad limited'

EECS141 Lecture #26 5 ⁵


Class Material

- Last lecture
 - Clock distribution
- Today's lecture
 - I/O Design
 - Power Distribution


EECS141 Lecture #26 3 ³

Pad Frame

Layout



Die Photo



EECS141 Lecture #26 6 ⁶

Bonding Pad Design

Bonding Pad

100 μm

Out

V_{DD} In GND

GND

Out

EECS141 Lecture #26 7

Pads + ESD Protection

PAD

R

D1

D2

V_{DD}

X

GND

C

Diode

EECS141 Lecture #26 10

Chip Packaging

- An alternative is 'flip-chip':
 - Pads are distributed around the chip
 - The solder balls are placed on pads
 - The chip is 'flipped' onto the package
 - Pads still large
 - But can have many more of them

Flip-chip solder bumps

Chip

Ceramic base

Solder balls

Board

(b) Ball grid array packaging

EECS141 Lecture #26 8

Power Distribution

EECS141 Lecture #26 11

ESD Protection

- When a chip is connected to a board, there is unknown (potentially large) static voltage difference
- Equalizing potentials requires (large) charge flow through the pads
- Diodes sink this charge into the substrate – need guard rings to pick it up.

EECS141 Lecture #26 9

Power Supply Impedance

- No voltage source is ideal - $||Z|| > 0$
- Two principal elements increase Z:
 - Resistance of supply lines (IR drop)
 - Inductance of supply lines ($L \cdot di/dt$ drop)

V_{DD}

L

R

L


C

L

EECS141 Lecture #26 12


Scaling and Supply Impedance

- Typical target for supply impedance is to get 5-10% variation of nominal supply (e.g., 100mV for 1V supply)



- In traditional scaling V_{dd} drops while power stays constant
- This forced drastic drop in supply impedance
 - $V_{dd} \downarrow, I_{dd} \uparrow \rightarrow |Z_{required}| \downarrow \downarrow$
- Today's chips:
 - $|Z_{required}| \approx 1 \text{ m}\Omega$

Not Just Impedance - Electromigration




- On-chip wires: current limited to $\sim 1\text{mA}/\mu\text{m}$ for 5-7 year lifetime

IR Drop Example


- Intel Pentium 4: $\sim 103\text{W}$ at $\sim 1.275\text{V}$
 - $I_{dd} = 81\text{Amps}$
- For 10% IR drop, total distribution resistance must be less than $1.6\text{m}\Omega$
- On-chip wire $R \approx 20\text{m}\Omega/\text{sq.}$ (thick metal)
 - Can't meet R requirement even with multiple, complete layers dedicated to power
 - Main motivation for flip-chip packaging

On-Chip Power Distribution

- Power network usually follows pre-defined template (often referred to as "power grid")




Power Delivery



- Achieving such low impedance requires a lot of resources:
 - $\sim 70\%$ of package pins just for power
 - Top 2-3 (thick) metal layers

3 Metal Layer Approach (EV4)

3rd "coarse and thick" metal layer added to the technology for EV4 design
 Power supplied from two sides of the die via 3rd metal layer
 2nd metal layer used to form power grid
 90% of 3rd metal layer used for power/clock routing



Courtesy Compaq

4 Metal Layers Approach (EV5)

4th "coarse and thick" metal layer added to the technology for EV5 design
 Power supplied from four sides of the die
 Grid strapping done all in coarse metal
 90% of 3rd and 4th metals used for power/clock routing

Courtesy Compaq

EECS141 Lecture #26 19

Decoupling Capacitors

Under the die

EECS141 Lecture #26 22

6 Metal Layer Approach - EV6

2 reference plane metal layers added to the technology for EV6 design
 Solid planes dedicated to Vdd/Vss
 Lowers on-chip inductance

Courtesy Compaq

EECS141 Lecture #26 20

Decoupling Capacitors

Decoupling capacitors are added:

- On the board (right under the supply pins)
- On the chip (under the supply straps, near large buffers)

EECS141 Lecture #26 21