

*EE141-Fall 2012
Digital Integrated
Circuits*

Lecture 4
CMOS Switches and Gates
Design Rules

EECS141 Lecture #4 1 ¹

Class Material

- Last lecture
 - Transistor as a switch, inverter
 - Design metrics
- Today's lecture
 - Detailed switch model
 - CMOS gates (intro to Ch. 3, 6)
 - Design rules (Ch. 2.3)
- Reading (2.3, 3.3.1-3.3.2, 6.1-6.2.1)


EECS141 Lecture #4 4 ⁴

Administrative Stuff

- Labs start this week
 - Software lab #2 starts today
 - Lab reports due the following week in lab
- Homework #2 due this Thurs.
 - Homework #3 out this Thurs.

EECS141 Lecture #4 2 ²

Switch Model of MOS Transistor



EECS141 Lecture #4 5 ⁵

Review: Delay

- Is it possible for a gate to have negative delay?

EECS141 Lecture #4 3 ³

MOS Switch Model (Capacitance)

EECS141 Lecture #4 6 ⁶

Switch Model (Width)

EECS141 Lecture #4 7

The CMOS Inverter: A First Glance

EECS141 Lecture #4 10

CMOS Inverter Model

EECS141 Lecture #4 8

Static CMOS Gates

At every point in time (except during the switching transients) each gate output is connected to either V_{DD} or V_{SS} via a low resistive path.

The outputs of the gates assume at all times the value of the Boolean function implemented by the circuit (ignoring, once again, the transient effects during switching periods).

(Will contrast this later to dynamic circuit style.)

EECS141 Lecture #4 11

CMOS Logic

EECS141 Lecture #4 9

Static Complementary CMOS

PUN and PDN are dual logic networks
 PUN and PDN functions are complementary

EECS141 Lecture #4 12

Threshold Drops

PUN

PDN

EECS141 Lecture #4 13

Complementary CMOS Logic Style

- PUP is the **dual** to PDN
(can be shown using DeMorgan's Theorems)

$$\overline{A + B} = \overline{A} \overline{B}$$

$$\overline{AB} = \overline{A} + \overline{B}$$

- Static CMOS gates are always inverting

AND = NAND + INV

EECS141 Lecture #4 16

NMOS Transistors in Series/Parallel Connection

- Transistor \leftrightarrow switch controlled by its gate signal
 - NMOS switch on when switch control is high

AND

$Y = X$ if **A AND B**

OR

$Y = X$ if **A OR B**

- NMOS transistors pass a "strong" 0 but a "weak" 1

EECS141 Lecture #4 14

Example Gate: NAND

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table of a 2 input NAND gate

$OUT = \overline{A \cdot B}$

- PDN: $G = AB \Rightarrow$ Conduction to GND
- PUN: $F = \overline{A} + \overline{B} = \overline{AB} \Rightarrow$ Conduction to V_{DD}
- $\overline{G}(In_1, In_2, In_3, \dots) \equiv F(\overline{In_1}, \overline{In_2}, \overline{In_3}, \dots)$

EECS141 Lecture #4 17

PMOS Transistors in Series/Parallel Connection

- PMOS switch on when switch control is low

NOR

$Y = X$ if \overline{A} AND $\overline{B} = \overline{A + B}$

NAND

$Y = X$ if \overline{A} OR $\overline{B} = \overline{AB}$

- PMOS transistors pass a "strong" 1 but a "weak" 0

EECS141 Lecture #4 15

Example Gate: NOR


A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0

Truth Table of a 2 input NOR gate


$OUT = \overline{A + B}$

EECS141 Lecture #4 18

Complex CMOS Gate



Transistor Layout



CMOS Properties

- Full rail-to-rail swing
- Propagation delay function of load capacitance and resistance of transistors
- No static power dissipation

CMOS Process Layers

Layer	Color	Representation
Well (p,n)	Yellow	
Active Area (n+,p+)	Green	
Well contact (p+,n+)	Green	
Polysilicon	Red	
Metal1	Blue	
Metal2	Magenta	
Contact To Poly	Black	
Contact To Diffusion	Black	
Via	Black	



Design Rules


Layers in 0.25 μm CMOS process

Layer Description	Representation				
metal					
well					
polysilicon					
contacts & vias					
active area and FETs					
select (well contacts)					

Design Rules

- Interface between designer and process engineer
- Guidelines for constructing process masks
- Unit dimension: Minimum line width
 - scalable design rules: lambda parameter
 - absolute dimensions (micron rules)


Inter-Layer: Transistor Layout




Design Rules

- Intra-layer
 - Widths, spacing, area
- Inter-layer
 - Enclosures, distances, extensions, overlaps
- Special rules (sub-0.25µm)
 - Antenna rules, density rules, (area)


Inter-Layer: Vias and Contacts









Intra-Layer Design Rules



Inter-Layer: Well and Substrate





CMOS Inverter

EECS141 Lecture #4 37

Two Inverters

Share power and ground
Abut cells

EECS141 Lecture #4 38

Next Lecture

- Overview of semiconductor memory

EECS141 Lecture #4 39