Comparator

- Specs and issues:
  - Clock rate $f_s$
  - Offset
  - Resolution
  - Hysteresis
  - Input cap
  - Power dissipation
  - CM rejection
  - Kickback noise
  - ...

Elad Alon
Dept. of EECS
Flash Converter

- Fast: one clock cycle per conversion
- High complexity: $2^B - 1$ comparators
- High input capacitance

Comparator Gain-Bandwidth

Example:

- 4Gb/s link
- Minimum $\Delta V$: 1mV
- $V_{dd} = 1V$

$\Rightarrow A_v > 1V / 1mV = 1000 \text{ in } < 250ps!$
Operational Amplifier?

\[ f_{-3 \text{dB}} = \frac{f_u}{3} = \frac{2}{\frac{1}{A_{to}}} \]

\[ f_u = \frac{2A_{to}}{3T_{bit}} \]

\[ = \frac{1000}{3 \times 250 \text{ps}} = 1.33 \text{THz} \]

Open-Loop Amplifier Cascade
Cascaded Amplifier

- Simplified bandwidth analysis:
  - Open-circuit time constants
  - (Not most accurate, but leads to nearly the right answer for design optimization)

Bandwidth/Gain Optimization
Bandwidth/Gain Optimization

Power Consumption
StrongArm Latch

Another CMOS Comparator
Kickback cont’d