1. Spice models

Use the BSIM3v3 (HSPICE Level 49, PSPICE Level 7) model to characterize a 0.25 micron CMOS process (TSMC); parameter files are on the class home page.

a) Determine the threshold voltage VT, for the NMOS and PMOS devices (for VBS=0 , L = 0.25\(\mu\)m and W = 1\(\mu\)m), by extrapolating from the I-Vgs curve at low Vds. Determine also the body-effect parameter.

b) Determine the subthreshold slope factor S for the NMOS and PMOS devices (at VDS = 2.5V, room temperature). Determine the leakage currents at VGS= 0 V. Repeat it at a lower temperature T=77K.

c) Determine the effects of channel length L on the threshold voltage VT between 0.25\(\mu\)m to 2.0\(\mu\)m. Draw VT of the NMOS and PMOS as a function of L (for VDS = 2.5 and 1.5 V).

d) Determine the effects of channel width W on the threshold voltage VT between 0.5\(\mu\)m to 2.0\(\mu\)m. Draw VT of the NMOS and PMOS as a function of W (for VDS = 2.5 and 1.5 V).

e) Determine the effects of drain-source voltage VDS, on the threshold voltage VT between 0 and 2.5 volts. Draw VT as a function of VDS ( for L = 0.25\(\mu\)m).

2. Scaling

Explore the model for scaling a design from 0.35\(\mu\)m CMOS technology (supply 3.3V) to 0.25\(\mu\)m technology (supply 2.5V), using two TSMC models. Using the appropriate simulations predict the input capacitance, intrinsic propagation delay, and energy of an inverter (Wn = 2Lmin, Wp=2Wn) in two technologies and compare the results to generalized scaling theory.

3. Logical effort

Design a decoder for a 256-word register file, with each word being 32 bits wide, and each bit capacitance presenting one unit inverter load. Address lines are available as both true and complementary and may drive up to 2 unit inverter loads. Determine the optimum structure and sizing of the decoder for a minimum delay.

4. Design a CVSL gate with minimum number of transistors, implementing the logic function F= ABC + \overline{AB} + AD.