

## EE241 - Spring 2007 Advanced Digital Integrated Circuits

Lecture 23: Latches and Flip-Flops

### Announcements

- Final exam on May 8 in class
- Project presentations on May 3, 1-5pm

## Class Material

- Last lecture
  - SRAM
- Today's lecture
  - Latches and flip-flops

3

## Latches: Reading





- Rabaey et al, Chapters 7 and 10
- Chapter 10 in Chandrakasan et al, by Partovi
- Stojanovic, Oklobdzija, JSSC 4/99

4

# Latch vs. Flip-Flop


- Latch  
stores data when  
clock is low

- Flip-Flop (register)  
stores data when  
clock rises



5

# Latch vs. Flip-Flop



Courtesy of IEEE Press, New York. © 2000

6


## Latch Pair vs. Flip-Flop

- Performance metrics
- Delay metrics
  - Delay penalty
  - Clock skew penalty
  - Inclusion of logic
  - Inherent race immunity
- Power/Energy Metrics
  - Power/energy
  - PDP, EDP
- Design robustness


7

## Latches

Negative latch  
(transparent when CLK= 0)




Positive latch  
(transparent when CLK= 1)




8

# Latches

Transmission-Gate Latch




C<sup>2</sup>MOS Latch




9


# Latches



(a) The transparent high latch (THL)



(b) The transparent low latch (TLL)




(c) Timing waveforms for the THL

Courtesy of IEEE Press, New York. © 2000

10

# TSPC - True Single Phase Clock Logic




Precharged N

Precharged P

Non-precharged N

Non-precharged P


# TSPC - True Single Phase Clock Logic




Including logic into the latch

Inserting logic between latches

## Doubled TSPC Latches




Doubled n-TSPC latch



Doubled p-TSPC latch

13

## DEC Alpha 21064




Dobberpuhl, JSSC 11/92


14

# DEC Alpha 21064

L1:





L2:



15

# DEC Alpha 21064


Integrating logic into latches  
 • Reducing effective overhead




16




# DEC Alpha 21164



L1 Latch





L2 Latch



L1 Latch with logic

# Latch Pair as a Flip-Flop




## Requirements for the Flip-Flop Design

- **High speed of operation:**
  - Small Clk-Output delay
  - Small setup time
  - Small hold time→Inherent race immunity
- **Low power**
- **Small clock load**
- **High driving capability**
- **Integration of logic into flip-flop**
- **Multiplexed or clock scan**
- **Robustness**
- **Crosstalk insensitivity**
  - dynamic/high impedance nodes are affected

19

## Sources of Noise


- ① Noise on input
- ② Leakage
- ③  $\alpha$ -Particle and cosmic rays
- ④ Unrelated signal coupling
- ⑤ Power supply ripple



Courtesy of IEEE Press, New York. © 2000

20

## Gate Isolation



Courtesy of IEEE Press, New York. © 2000

21

## Flip-Flop Robustness


- Robustness of the storage node
- Input isolation
- Data stored statically, max resistance limit
- Min capacitance limit
- Preventing storage node exposure

22

## Types of Flip-Flops

Latch Pair  
(Master-Slave)


Pulse-Triggered Latch



23


## Flip-Flop Delay

- Sum of setup time and Clk-output delay is the true measure of the performance with respect to the system speed
- $T = T_{Clk-Q} + T_{Logic} + T_{setup} + T_{skew}$



24

## Delay vs. Setup/Hold Times



25


## Master-Slave Latch Pairs

- Positive setup times
- Two clock phases:
  - » distributed globally
  - » generated locally
- Small penalty in delay for incorporating MUX
- Some circuit tricks needed to reduce the overall delay

26

## Master-Slave Latch Pairs

Case 1: PowerPC 603 (Gerosa, JSSC 12/94)



27


## T-G Master-Slave Latch

- Feedback added for static operation
- Unbuffered input
  - input capacitance depends on the phase of the clock
  - over-shoot and under-shoot with long routes
  - wirelength must be restricted at the input
- Clock load is high
- Low power
- Small clk-output delay, but positive setup

28


# Master-Slave Latches

Case 2: C<sup>2</sup>MOS



Feedback added for static operation  
 Locally generated clock  
 Poor driving capability

# Master-Slave TSPC Flip-flops





## Pulse-Triggered Latches

- First stage is a pulse generator
    - generates a pulse (glitch) on a rising edge of the clock
  - Second stage is a latch
    - captures the pulse generated in the first stage
  - Pulse generation results in a negative setup time
  - Frequently exhibit a soft edge property
- Note: power is always consumed in the pulse generator

31

## Pulsed Latch

Simple pulsed latch




Kozu, ISSCC'96

32



## Intel/HP Itanium 2




Naffziger, ISSCC'02

33

## Pulse-Triggered Latches


Hybrid Latch Flip-Flop, AMD K-6  
Partovi, ISSCC'96



34


# HLFF Operation

1-0 and 0-1 transitions at the input with 0ps setup time




# Hybrid Latch Flip-Flop

Skew absorption



## Pulse-Triggered Latches

AMD K-7




Courtesy of IEEE Press, New York. © 2000

37

## Pulse-Triggered Latches

Semi-Dynamic Flip-Flop (SDFF),  
Sun UltraSparc III, Klass, VLSI Circuits'98



Pulse generator is dynamic, cross-coupled latch is added for robustness. Loses soft edge on rising transition


Latch has one transistor less in stack - faster than HLFF, but 1-1 glitch exists

Small penalty for adding logic

38

## Pulse-Triggered Latches

7474, from early 1960's




39

## Pulse-Triggered Latches


Case 4: Sense-amplifier-based flip-flop, Matsui 1992.  
DEC Alpha 21264, StrongARM 110

First stage is a sense amplifier,  
precharged to high, when  $Clk = 0$   
After rising edge of the clock sense  
amplifier generates the pulse on  
 $S$  or  $R$   
The pulse is captured in  
S-R latch  
Cross-coupled NAND has different  
propagation delays of rising and  
falling edges




40

## Sense Amplifier-Based Flip-Flop



41


## Flip-Flop Performance Comparison




Stojanovic, Oklobdzija JSSC 4/99

42



# Flip-Flop Performance Comparison



# Sampling Window Comparison



# Local Clock Gating



'Clock on demand'  
Flip-flop

# Next Lecture

- Timing