VLSI Symposium 2012

Congratulations to Dusan Stepanovic, who will be presenting his paper "A 2.8GS/s 44.6mW Time-Interleaved ADC Achieving 50.9dB SNDR and 3dB Effective Resolution Bandwidth of 1.5GHz in 65nm CMOS" in VLSI 2012.